coduin / epiphany-bsp
BSP implementation for the Parallella; the world's smallest supercomputer
☆27Updated 8 years ago
Alternatives and similar repositories for epiphany-bsp
Users that are interested in epiphany-bsp are comparing it to the libraries listed below
Sorting:
- Universal Number Library☆41Updated 7 years ago
- Source code form the Parallella Chronicles Blog☆15Updated 9 years ago
- Checks to verify the usage of the MPI API in C and C++ code, based on Clang’s Static Analyzer and Clang-Tidy.☆38Updated 8 months ago
- An experimental System-on-Chip with a custom compiler toolchain.☆60Updated 5 years ago
- firrtlator is a FIRRTL C++ library☆21Updated 8 years ago
- Intel Heterogeneous Research Compiler (iHRC)☆25Updated 2 years ago
- Meta project to quickly build dependencies☆102Updated 3 months ago
- Mirror kept for legacy. Moved to https://github.com/llvm/llvm-project☆87Updated 5 years ago
- Generic system-wide modern C++ for heterogeneous platforms with SYCL from Khronos Group☆77Updated 4 years ago
- Par4All is an automatic parallelizing and optimizing compiler (workbench) for C and Fortran sequential programs☆52Updated 9 years ago
- The CO-PRocessing THReads (COPRTHR) SDK - latest release is v1.6.2 (Freewill)☆93Updated 8 years ago
- Sigmoid Numbers backed by IEEE Floats☆17Updated 7 years ago
- High-level framework for stencil computations☆40Updated 10 years ago
- Tweaked version of "Aha" - "A Hacker's Assistant" superoptimiser by Henry S. Warren☆58Updated 2 years ago
- Library to program with streams, events, and to queue own functions into a stream.☆16Updated 10 months ago
- [deprecated] Reference Implementation of OpenSHMEM on GASNet (specification <= 1.3)☆43Updated 7 years ago
- CL Offline Compiler : Compile OpenCL kernels to HSAIL☆50Updated 8 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 4 years ago
- A domain-specific language and compiler for image processing☆76Updated 4 years ago
- Extended Roofline Model - LLVM source tree with additional libraries for the analysis of the dynamic execution in the interpreter☆17Updated 7 years ago
- Tools for parsing, assembling, and disassembling HSAIL.☆71Updated 5 years ago
- A framework that helps implementing swizzle GPU kernels☆41Updated 5 years ago
- An executable specification of the RISCV ISA in L3.☆42Updated 6 years ago
- Threaded MPI examples for the Adapteva Epiphany architecture☆34Updated 8 years ago
- A C-family AST implementation designed to be an IR for DSL compilers.☆17Updated 7 years ago
- RISC-V port to Parallella Board☆12Updated 8 years ago
- Darkroom Core☆47Updated 7 years ago
- A detailed michroarchitectural x86 simulator☆62Updated 8 years ago
- The BERI and CHERI processor and hardware platform☆50Updated 8 years ago
- Library to plot integer sets and maps☆49Updated 8 years ago