parallella / parallella-utils
Library of various community contributed Parallella board admin scripts and programs
☆38Updated 8 years ago
Alternatives and similar repositories for parallella-utils:
Users that are interested in parallella-utils are comparing it to the libraries listed below
- Official U-Boot package for Parallella☆41Updated 9 years ago
- Linux Kernel forked from ADI (with latest ADI HDMI drivers)☆68Updated 5 years ago
- Simple examples showing how to program the Epiphany☆84Updated 5 years ago
- Official Ubuntu distro for Parallella☆123Updated 4 years ago
- Epiphany SDK build scripts (start here!)☆124Updated 5 years ago
- AXI MIPI CSI2 RX FPGA core and kernel driver☆9Updated 9 years ago
- FPGA Development for the parallella☆19Updated 7 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆54Updated 5 years ago
- Parallella board design files☆414Updated 2 years ago
- The CAT Board is a Raspberry Pi HAT with a Lattice iCE40HX FPGA.☆61Updated 11 months ago
- GCC for Epiphany☆16Updated 5 years ago
- The CO-PRocessing THReads (COPRTHR) SDK - latest release is v1.6.2 (Freewill)☆94Updated 8 years ago
- Community created parallella projects☆390Updated 5 years ago
- Everything to do with the XuLA2 FPGA board: schematics, layout, firmware, example FPGA designs, documentation, etc.☆52Updated 9 years ago
- a simple C-to-Verilog compiler☆48Updated 7 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- Source code form the Parallella Chronicles Blog☆15Updated 9 years ago
- START HERE! FPGA and Linux Development Combined☆23Updated 8 years ago
- 300 MHz to 3800 MHz TCVR daughter card for the Parallella board☆18Updated 10 years ago
- A simple open case for the Parallella board.☆28Updated 9 years ago
- ZPUino HDL implementation☆89Updated 6 years ago
- OpenFPGA☆33Updated 6 years ago
- An experimental System-on-Chip with a custom compiler toolchain.☆59Updated 5 years ago
- A 300 MHz to 3800 MHz RF module for the Novena Open Hardware Computing Platform☆50Updated 8 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆39Updated 9 years ago
- A Qt5 based free VLSI development tool☆30Updated 6 years ago
- Open Processor Architecture☆26Updated 8 years ago
- A fork of gr-osmosdr supporting the FreeSRP☆21Updated 7 years ago
- Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS☆38Updated 2 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago