etri / omnixtendLinks
Unified open-source repository for OmniXtend protocol implementations in C, Verilog, and Chisel, supporting host and memory roles.
☆16Updated 2 months ago
Alternatives and similar repositories for omnixtend
Users that are interested in omnixtend are comparing it to the libraries listed below
Sorting:
- Open-source high-performance RISC-V processor☆31Updated 5 months ago
- ☆300Updated last week
- Documentation for XiangShan Design☆36Updated 3 weeks ago
- 香山微架构开放验证第一期:昆明湖BPU模块UT测试模块及环境☆29Updated last year
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 7 months ago
- Unit tests generator for RVV 1.0☆95Updated last week
- OpenXuantie - OpenC906 Core☆372Updated last year
- A simple superscalar out-of-order RISC-V microprocessor☆224Updated 8 months ago
- An exquisite superscalar RV32GC processor.☆161Updated 10 months ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆435Updated this week
- Vector Acceleration IP core for RISC-V*☆184Updated 6 months ago
- A matrix extension proposal for AI applications under RISC-V architecture☆155Updated 9 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated this week
- RISC-V IOMMU Specification☆141Updated last week
- ☆63Updated last month
- Modern co-simulation framework for RISC-V CPUs☆159Updated this week
- 体系结构研讨 + ysyx高阶大纲 (WIP☆187Updated last year
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated last month
- ☆210Updated 7 months ago
- RISC-V Summit China 2023☆40Updated 2 years ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆219Updated last week
- ☆89Updated last month
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆299Updated this week
- ☆112Updated this week
- RISC-V Debug Support for our PULP RISC-V Cores☆280Updated last week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆468Updated 3 months ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- Modeling Architectural Platform☆212Updated last week
- RISC-V Architecture Profiles☆166Updated 2 weeks ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆23Updated 8 months ago