Zeitlos SOC/OS
☆59Nov 1, 2026Updated this week
Alternatives and similar repositories for zeitlos
Users that are interested in zeitlos are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Zucker SOC☆17Jun 11, 2025Updated last year
- Timeless Computing☆14Oct 16, 2026Updated 2 weeks ago
- Kakao Linux☆41Aug 6, 2026Updated 2 months ago
- Sechzig Compute Module☆11Sep 27, 2026Updated last month
- Isle FPGA Computer☆98Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The Elgato Cam Link 4K, rebuilt with open-source LiteX gateware and bare-metal FX3 firmware.☆28Oct 12, 2026Updated 3 weeks ago
- PSOC SoC code with peripherals and synthesis scripts for FPGA/ASIC☆12Oct 8, 2025Updated last year
- A Risc-V SoC for Tiny Tapeout☆61Updated this week
- Tiny programs from various sources, for testing softcores☆146Aug 14, 2025Updated last year
- Minimal FPGA Processor Core for Stack-based CPU for CPLDs Using Bit-Serial Architecture☆18Sep 6, 2013Updated 13 years ago
- A from-scratch GPU stack: custom SIMT hardware in Verilog → a 16-bit ISA + assembler → J++, a small C-like language and compiler — all ru…☆28Sep 29, 2026Updated last month
- Some crazy experiments about using a FPGA to transmit a TV signal old-style☆13Oct 13, 2018Updated 8 years ago
- Beginner-friendly Verilog based examples for the ULX3S FPGA board.☆11Apr 25, 2022Updated 4 years ago
- Experimental USB2 HS/FS host primitives for FPGAs.☆12Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A c/RISCV of "Let's Build a Compiler" by Jack Crenshaw☆124Sep 26, 2022Updated 4 years ago
- ☆17Dec 14, 2025Updated 10 months ago
- ☆14Oct 7, 2025Updated last year
- Hardware/Software Co-design environment of a processor core for deterministic real time systems☆37Aug 19, 2023Updated 3 years ago
- Dependency-free C library for SD cards and SDIO on embedded and bare-metal systems.☆79Updated this week
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- Miscellaneous ULX3S examples (advanced)☆88Feb 7, 2026Updated 8 months ago
- ☆13Sep 22, 2022Updated 4 years ago
- ☆132Jun 14, 2026Updated 4 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Soft-core uController POC using the risc16f84 pic clone and sdcc c-compiler☆11Jan 23, 2022Updated 4 years ago
- A collection of my FPGA projects and experiments.☆13Jul 19, 2026Updated 3 months ago
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- Open-source NPU (Neural Processing Unit) for LLM inference - runs GPT-2, LLaMA, Mistral, Qwen2☆12Mar 15, 2026Updated 7 months ago
- ECPDAP allows you to program ECP5 FPGAs and attached SPI flash using CMSIS-DAP probes in JTAG mode.☆75Jul 4, 2026Updated 3 months ago
- ☆35Nov 25, 2024Updated last year
- simple wishbone client to read buttons and write leds☆19Nov 30, 2023Updated 2 years ago
- An educational, whole-system simulation of the ao486 SystemVerilog CPU core and PC architecture☆21Jul 2, 2026Updated 3 months ago
- An example model of a Network Processing Unit using the PFPSim framework.☆13Aug 23, 2016Updated 10 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Dockerized FPGA toolchains containing openxc7, f4pga, vivado and more☆18Sep 12, 2026Updated last month
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆119Jul 20, 2024Updated 2 years ago
- A QSPI Pmod board designed in KiCad containing one Flash and two SPRAMs☆16Feb 21, 2026Updated 8 months ago
- Voodoo-1 3D graphics chipset in SystemVerilog☆31Sep 9, 2026Updated last month
- ☆74Aug 19, 2024Updated 2 years ago
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 5 years ago
- Library of generic verilog buildingblocks☆18Dec 25, 2025Updated 10 months ago