4 Bit CPU build in Logisim Evolution, with Compiler and IDE.
☆31Nov 2, 2020Updated 6 years ago
Alternatives and similar repositories for logisim-cpu
Users that are interested in logisim-cpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ARMv7 Single-Cycle processor implementation in Logisim☆13Sep 20, 2022Updated 4 years ago
- Dual-core 16-bit RISC processor☆12Jul 21, 2024Updated 2 years ago
- ☆15Jul 27, 2018Updated 8 years ago
- Reusable 4-bit CPU in Logisim with Verilog HDL, ISA docs, and a browser playground☆15Feb 24, 2026Updated 8 months ago
- Digital logic designer and simulator☆135Sep 16, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Repo to help explain the different options users have for packaging.☆19Jun 8, 2022Updated 4 years ago
- Multi divider in RecyclerView on Android.☆12Apr 28, 2022Updated 4 years ago
- 💾 FreeRTOS port for the NEORV32 RISC-V Processor.☆16Updated this week
- ☆13Jan 6, 2022Updated 4 years ago
- ☆21Jun 2, 2017Updated 9 years ago
- 16-bit computer implemented in Logisim, which follows the architecture of the Hack computer☆18Jul 9, 2023Updated 3 years ago
- Pong in logisim and assembly code!☆14Oct 9, 2019Updated 7 years ago
- UNIX based x86_32bit light weight OS build from Scratch in c and c++ .☆10Jun 27, 2021Updated 5 years ago
- PIC microcontroller projects from Dogan Ibrahim's book implemented in C using MPLAB X IDE and Proteus☆11Nov 19, 2019Updated 6 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Sketches for DesignLab☆16Sep 10, 2017Updated 9 years ago
- Notes on building a 8bit CPU☆56Jan 3, 2018Updated 8 years ago
- This sample shows how to uninstall and hide apps programmatically☆12Dec 4, 2019Updated 6 years ago
- Chisel3 implementation of IEEE-754 compliant floating point data type (logic & representation)☆11Dec 16, 2019Updated 6 years ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆21Feb 27, 2024Updated 2 years ago
- A collection of online resources related to optics☆39Oct 11, 2026Updated 3 weeks ago
- ☆12Jul 2, 2023Updated 3 years ago
- DDS function generator (sinus/triangle/TTL) with AD9833 and AD5452☆12Nov 20, 2025Updated 11 months ago
- TinyTapeout-01 submission repo☆33Nov 28, 2022Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- CAD drawings for OpenPPG SP140 frame, power pack, etc☆13Jun 16, 2026Updated 4 months ago
- VHDL Implementation☆15Oct 9, 2014Updated 12 years ago
- An 8-bit soft processor in VHDL☆13Apr 21, 2017Updated 9 years ago
- A ZipCPU demonstration port for the icoboard☆19Oct 21, 2021Updated 5 years ago
- A self-hosted, lightweight implementation of a protocol server for YunKuaiChong☆11Jul 7, 2023Updated 3 years ago
- Firmware for the One Inch Oscilloscope☆31Jan 24, 2019Updated 7 years ago
- Developing applications based on Lilygo's T-Glass(V2)☆15Feb 19, 2025Updated last year
- NoahFC - Atmega328 based Flight Controller☆12Sep 7, 2026Updated 2 months ago
- A few simple example projects demonstrating how to use some core features of STM32 UART peripherals.☆15Jul 24, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Simulative MIPS CPU running on Logisim.☆150Jul 17, 2022Updated 4 years ago
- CHUMP is a tiny 4 bit processor intended to be implemented with less than 10 TTL chips, simulated with Logisim.☆10Mar 6, 2020Updated 6 years ago
- 8 bit binary displayed as hex on two 7 segment displays (a bus monitor)☆10Feb 10, 2024Updated 2 years ago
- ESnet general-purpose FPGA design library.☆14Updated this week
- Using Nim to interface with SystemVerilog test benches via DPI-C☆32May 15, 2025Updated last year
- Write OS, Compiler, CG from scratch.☆13Jun 27, 2020Updated 6 years ago
- Simple Python/C++ based program made to plot simple digital signal encodings like NRZ-L, NRZ-I, RZ, Bipolar, Manchester and Differential…☆10Dec 6, 2021Updated 4 years ago