Alternatives and similar repositories for logisim-cpu

Users that are interested in logisim-cpu are comparing it to the libraries listed below

• Johnlon / spam-1
  Home Brew 8 Bit CPU Hardware Implementation including a Verilog simulation, an assembler, a "C" Compiler and this repo also contains my r…
  ☆69Updated 2 years ago
• Arlet / verilog-65C02-microcode
  65C02 microprocessor in verilog, small size,reduced cycle count, asynchronous interface
  ☆74Updated 2 years ago
• sellicott / tcc-riscv32
  Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…
  ☆73Updated 2 months ago
• vmunoz82 / ise14
  EDA Tools: Xilinx ISE 14.7 Dockerfile
  ☆21Updated 3 years ago
• OLIMEX / iCE40HX8K-EVB
  iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs
  ☆38Updated last year
• Toms42 / logisim-RISC-V-CPU
  ☆21Updated 8 years ago
• RobertBaruch / plugh-1
  A CPU on an FPGA that you can play Zork on
  ☆50Updated 8 years ago
• lxp32 / lxp32-cpu
  A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set
  ☆65Updated 5 months ago
• rolandbernard / kleine-riscv
  A small and simple rv32i core written in Verilog
  ☆15Updated 3 years ago
• nand2mario / ddr3-tang-primer-20k
  DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.
  ☆61Updated 2 years ago
• epsilon537 / boxlambda
  FPGA based microcomputer sandbox for software and RTL experimentation
  ☆72Updated 3 weeks ago
• wel97459 / FPGACosmacELF
  A re-creation of a Cosmac ELF computer, Coded in SpinalHDL
  ☆42Updated 4 years ago
• Ashwin-Rajesh / RiSC-16
  RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…
  ☆12Updated 3 years ago
• lawrie / ulx3s_examples
  Example Verilog code for Ulx3s
  ☆42Updated 3 years ago
• sam210723 / fpga
  Collection of projects for various FPGA development boards
  ☆47Updated last year
• emeb / up5k_vga
  A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA
  ☆29Updated 6 years ago
• mattvenn / vga-clock
  Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.
  ☆62Updated 4 years ago
• Obijuan / Z80-FPGA
  Z80 CPU for OpenFPGAs, with Icestudio
  ☆86Updated last year
• DoctorWkt / CSCv2
  Version 2 of my Crazy Small CPU
  ☆73Updated 6 years ago
• lmEshoo / sp-i586
  soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…
  ☆34Updated 8 years ago
• n24bass / ice40_8bitworkshop
  "Designing Video Game Hardware in Verilog" in iCE40HX8K Breakout Board.
  ☆17Updated 5 years ago
• hneemann / Assembler
  Assembler for the Digital example processor
  ☆55Updated 2 years ago
• ToNi3141 / RasteriCEr
  Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)
  ☆39Updated 4 years ago
• tilk / yosys2digitaljs
  Export netlists from Yosys to DigitalJS
  ☆54Updated 3 months ago
• nsauzede / cpu86
  🔌 CPU86 - Free VHDL CPU8088 IP core - ported to Papilio and Max1000 FPGA
  ☆45Updated 3 months ago
• x653 / xv6-riscv-fpga
  Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).
  ☆56Updated 2 years ago
• algofoogle / raybox-zero
  Minimal implementation of Raybox HDL ray caster concept
  ☆27Updated this week
• tommythorn / tinytapeout-4-bit-cpu
  A design for TinyTapeout
  ☆18Updated 3 years ago
• aniketnk / circular-queue-verilog
  Implementation of a circular queue in hardware using verilog.
  ☆17Updated 6 years ago
• Wren6991 / Hazard5
  5-stage RISC-V CPU, originally developed for RISCBoy
  ☆34Updated 2 years ago