Version 2 of my Crazy Small CPU
☆76Dec 2, 2018Updated 7 years ago
Alternatives and similar repositories for CSCv2
Users that are interested in CSCv2 are comparing it to the libraries listed below
Sorting:
- The Software Supporting my implementations of the SAP-1 Computer Architecture as inspired by Ben Eater in both logisim and TTL hardware l…☆20Mar 18, 2021Updated 5 years ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 8 years ago
- 8-bit computer built (almost) entirely out of TTL logic chips☆14Jul 15, 2022Updated 3 years ago
- A simulation of Ben Eater's 8-bit CPU in Logisim Evolution (Holy Cross Edition).☆33Aug 20, 2020Updated 5 years ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆23Nov 17, 2021Updated 4 years ago
- Composite/component video output for homebrew 6502 computers☆33Oct 4, 2022Updated 3 years ago
- MIT CADR Lisp Machine Resurrection Project☆17May 23, 2014Updated 11 years ago
- Building a computer from scratch using 74xx logic chips☆23May 4, 2020Updated 5 years ago
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Oct 8, 2016Updated 9 years ago
- Nibbler is a 4 bit CPU built from standard 7400 series logic chips. Despite using only 17 chips, it can do some interesting tricks. It wa…☆13Jul 1, 2016Updated 9 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14May 1, 2020Updated 5 years ago
- Assembler for the Digital example processor☆60Oct 27, 2023Updated 2 years ago
- The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)☆10Jan 9, 2016Updated 10 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆58Feb 3, 2023Updated 3 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆37Jul 2, 2023Updated 2 years ago
- Macsyma☆14Jan 23, 2018Updated 8 years ago
- A user-mode simulator for various version of PDP-11 Unix☆36Feb 4, 2026Updated last month
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆34Aug 27, 2024Updated last year
- A tool for working with Forth code blocks☆12May 19, 2022Updated 3 years ago
- A raytracer written in Forth☆11Oct 28, 2017Updated 8 years ago
- Space Invaders in Verilog for the iCE40 H1K☆17Feb 15, 2024Updated 2 years ago
- ☆11Jan 20, 2017Updated 9 years ago
- Config files for my GitHub profile.☆30Jun 19, 2022Updated 3 years ago
- Firmware to Support the SB-6502/65C02☆11Jul 12, 2020Updated 5 years ago
- Schematics and code for the VIC20☆37Nov 9, 2024Updated last year
- ☆66Oct 7, 2021Updated 4 years ago
- ☆24Jan 22, 2025Updated last year
- ☆24Jun 8, 2019Updated 6 years ago
- RISC-V RV32E core designed for minimal area☆26Nov 17, 2024Updated last year
- Build system for TOPS-20☆19Sep 23, 2020Updated 5 years ago
- Simple Jupiter Ace implementation for the Ice40 (myStorm BlackIce)☆12Jan 28, 2018Updated 8 years ago
- Synthesizable i8080-compatible CPU core.☆27Aug 7, 2019Updated 6 years ago
- An implementation of Tic Tac Toe in TTL logic☆18Jun 28, 2019Updated 6 years ago
- This is the official repository for the STEMFIE App. STEMFIE is a construction set toy made with FreeCAD, similar to LEGO Technic.☆13Jan 30, 2025Updated last year
- Simple OS for raspberry pi 2 model B☆13Jun 24, 2017Updated 8 years ago
- Compact FPGA game console☆166Nov 14, 2023Updated 2 years ago
- A 6809 single-board computer with an MMU☆15Dec 8, 2023Updated 2 years ago
- ☆25Jan 16, 2019Updated 7 years ago