Version 2 of my Crazy Small CPU
☆76Dec 2, 2018Updated 7 years ago
Alternatives and similar repositories for CSCv2
Users that are interested in CSCv2 are comparing it to the libraries listed below
Sorting:
- 8-bit computer built (almost) entirely out of TTL logic chips☆14Jul 15, 2022Updated 3 years ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 8 years ago
- The Software Supporting my implementations of the SAP-1 Computer Architecture as inspired by Ben Eater in both logisim and TTL hardware l…☆20Mar 18, 2021Updated 4 years ago
- ☆27Oct 14, 2024Updated last year
- Information on cores available on the Ulx3s ECP5 FPGA board☆14May 1, 2020Updated 5 years ago
- MIT CADR Lisp Machine Resurrection Project☆17May 23, 2014Updated 11 years ago
- Space Invaders in Verilog for the iCE40 H1K☆17Feb 15, 2024Updated 2 years ago
- Assembler for the Digital example processor☆59Oct 27, 2023Updated 2 years ago
- An implementation of Tic Tac Toe in TTL logic☆18Jun 28, 2019Updated 6 years ago
- Composite/component video output for homebrew 6502 computers☆33Oct 4, 2022Updated 3 years ago
- A simulation of Ben Eater's 8-bit CPU in Logisim Evolution (Holy Cross Edition).☆32Aug 20, 2020Updated 5 years ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆23Nov 17, 2021Updated 4 years ago
- Building a computer from scratch using 74xx logic chips☆23May 4, 2020Updated 5 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆58Feb 3, 2023Updated 3 years ago
- An open source FPGA Enigma Machine created with Icestudio and Verilog☆20Nov 1, 2019Updated 6 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Jul 2, 2023Updated 2 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- ☆24Jan 22, 2025Updated last year
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Oct 8, 2016Updated 9 years ago
- Convert Xilinx FPGA bitstream from the .bit format (as generated by Vivado) into the .bin format (as expected by Linux fpga_manager)☆14Sep 5, 2023Updated 2 years ago
- ☆25Jan 16, 2019Updated 7 years ago
- Compact FPGA game console☆166Nov 14, 2023Updated 2 years ago
- ☆11Jan 20, 2017Updated 9 years ago
- ☆11Dec 14, 2017Updated 8 years ago
- Intel 8080 Emulator in 6502 assembly (prototyped in C)☆11Aug 26, 2024Updated last year
- Macsyma☆14Jan 23, 2018Updated 8 years ago
- GNU M4 is an implementation of the traditional Unix macro processor.☆12Mar 3, 2017Updated 8 years ago
- Verilog re-implementation of the famous CAPCOM arcade game☆29Jan 25, 2019Updated 7 years ago
- ☆66Oct 7, 2021Updated 4 years ago
- A raytracer written in Forth☆11Oct 28, 2017Updated 8 years ago
- Simple Jupiter Ace implementation for the Ice40 (myStorm BlackIce)☆12Jan 28, 2018Updated 8 years ago
- A 6809 single-board computer with an MMU☆15Dec 8, 2023Updated 2 years ago
- This is the official repository for the STEMFIE App. STEMFIE is a construction set toy made with FreeCAD, similar to LEGO Technic.☆13Jan 30, 2025Updated last year
- Firmware to Support the SB-6502/65C02☆11Jul 12, 2020Updated 5 years ago
- Designing Relocatable FPGA Partitions with Vivado Design Suite☆10Apr 20, 2018Updated 7 years ago
- Verilog modules for software-defined radio.☆18Dec 31, 2012Updated 13 years ago
- ☆28Nov 15, 2019Updated 6 years ago
- A user-mode simulator for various version of PDP-11 Unix☆36Feb 4, 2026Updated 3 weeks ago
- A Forth J1 emulator in C☆13Nov 25, 2025Updated 3 months ago