Version 2 of my Crazy Small CPU
☆77Dec 2, 2018Updated 7 years ago
Alternatives and similar repositories for CSCv2
Users that are interested in CSCv2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A crazy small 8-bit CPU built with only seventeen 7400-series chips.☆112May 7, 2020Updated 6 years ago
- 8-bit computer built (almost) entirely out of TTL logic chips☆14Jul 15, 2022Updated 4 years ago
- ☆29Oct 14, 2024Updated 2 years ago
- An implementation of Tic Tac Toe in TTL logic☆21Jun 28, 2019Updated 7 years ago
- The Software Supporting my implementations of the SAP-1 Computer Architecture as inspired by Ben Eater in both logisim and TTL hardware l…☆21Mar 18, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Nibbler is a 4 bit CPU built from standard 7400 series logic chips. Despite using only 17 chips, it can do some interesting tricks. It wa…☆14Jul 1, 2016Updated 10 years ago
- Building a computer from scratch using 74xx logic chips☆24May 4, 2020Updated 6 years ago
- A set of expansion boards for the Minimal 64x4 Home Computer☆19Aug 3, 2026Updated 2 months ago
- My software for the Minimal 64☆22Feb 25, 2024Updated 2 years ago
- A simulation of Ben Eater's 8-bit CPU in Logisim Evolution (Holy Cross Edition).☆35Aug 20, 2020Updated 6 years ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 9 years ago
- Config files for my GitHub profile.☆32Jun 19, 2022Updated 4 years ago
- Files and resources for DIY 8 bit computer video series☆19Jan 9, 2026Updated 9 months ago
- 68008 SBC code, from bootloader to host-side utilities.☆10Jun 28, 2015Updated 11 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Simple Jupiter Ace implementation for the Ice40 (myStorm BlackIce)☆12Jan 28, 2018Updated 8 years ago
- R200 Relay Computer☆15Dec 20, 2019Updated 6 years ago
- Schematics and code for the VIC20☆38Nov 9, 2024Updated last year
- Composite/component video output for homebrew 6502 computers☆36Oct 4, 2022Updated 4 years ago
- An example for the implementation of components in java which can be used in Digital.☆15Oct 13, 2020Updated 6 years ago
- Official repository for CLASH, an inter-departmental robotics challenge. Build a bot that goes beyond line-following to sense, decide, an…☆13Oct 2, 2025Updated last year
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆60Feb 3, 2023Updated 3 years ago
- A programming language based on bindings.☆12Jul 6, 2025Updated last year
- MOVED to code.netzhansa.com/hanshuebner/cadr2. This GitHub mirror is archived.☆17May 23, 2014Updated 12 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- DCC Mobile Decoder Reference Implementation Hardware & Software☆14Mar 18, 2024Updated 2 years ago
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Oct 8, 2016Updated 10 years ago
- The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)☆10Jan 9, 2016Updated 10 years ago
- An implementation of "Tic Tac Toe" in Verilog. FPGA versus user, FPGA knows how to win!☆10Jan 14, 2026Updated 9 months ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14May 1, 2020Updated 6 years ago
- A Forth interpreter/compiler and IDE for Atari ST☆13Sep 15, 2012Updated 14 years ago
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12May 7, 2020Updated 6 years ago
- A small 6502 system with MS BASIC in ROM☆54Jun 3, 2019Updated 7 years ago
- A raytracer written in Forth☆11Oct 28, 2017Updated 9 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Finds optimal code sequences for stack transformations☆26Feb 21, 2019Updated 7 years ago
- Freetronics Proto Shield Basic for Arduino☆14Jun 4, 2013Updated 13 years ago
- Space Invaders in Verilog for the iCE40 H1K☆18Feb 15, 2024Updated 2 years ago
- Assembler for the Digital example processor☆66Oct 27, 2023Updated 3 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆37Jul 2, 2023Updated 3 years ago
- ☆11Jan 20, 2017Updated 9 years ago