Version 2 of my Crazy Small CPU
☆77Dec 2, 2018Updated 7 years ago
Alternatives and similar repositories for CSCv2
Users that are interested in CSCv2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A crazy small 8-bit CPU built with only seventeen 7400-series chips.☆113May 7, 2020Updated 6 years ago
- The Software Supporting my implementations of the SAP-1 Computer Architecture as inspired by Ben Eater in both logisim and TTL hardware l…☆21Mar 18, 2021Updated 5 years ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 8 years ago
- 8-bit computer built (almost) entirely out of TTL logic chips☆14Jul 15, 2022Updated 4 years ago
- A simulation of Ben Eater's 8-bit CPU in Logisim Evolution (Holy Cross Edition).☆34Aug 20, 2020Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆24Nov 17, 2021Updated 4 years ago
- Composite/component video output for homebrew 6502 computers☆36Oct 4, 2022Updated 3 years ago
- Building a computer from scratch using 74xx logic chips☆23May 4, 2020Updated 6 years ago
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Oct 8, 2016Updated 9 years ago
- UART to AXI Stream interface written in VHDL☆19Oct 20, 2022Updated 3 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14May 1, 2020Updated 6 years ago
- A programming language based on bindings.☆12Jul 6, 2025Updated last year
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12May 7, 2020Updated 6 years ago
- Assembler for the Digital example processor☆64Oct 27, 2023Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)☆10Jan 9, 2016Updated 10 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆59Feb 3, 2023Updated 3 years ago
- A set of expansion boards for the Minimal 64x4 Home Computer☆17May 2, 2026Updated 2 months ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆37Jul 2, 2023Updated 3 years ago
- A user-mode simulator for various version of PDP-11 Unix☆38Jun 6, 2026Updated last month
- Macsyma☆15Jan 23, 2018Updated 8 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆34Aug 27, 2024Updated last year
- A tool for working with Forth code blocks☆12Jun 3, 2026Updated last month
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Config files for my GitHub profile.☆31Jun 19, 2022Updated 4 years ago
- Space Invaders in Verilog for the iCE40 H1K☆17Feb 15, 2024Updated 2 years ago
- ☆11Jan 20, 2017Updated 9 years ago
- Schematics and code for the VIC20☆38Nov 9, 2024Updated last year
- Synthesizable i8080-compatible CPU core.☆26Aug 7, 2019Updated 6 years ago
- ☆68Oct 7, 2021Updated 4 years ago
- A Forth J1 emulator in C☆13Nov 25, 2025Updated 7 months ago
- ☆24Jun 8, 2019Updated 7 years ago
- ☆25Jul 3, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Intel 8080 Emulator in 6502 assembly (prototyped in C)☆11Aug 26, 2024Updated last year
- RISC-V Playground on Nandland Go☆16Mar 2, 2023Updated 3 years ago
- Small embedded Nim program running on an STM32F3.☆14Jun 9, 2016Updated 10 years ago
- PDP-1 for MiSTer☆21Jul 3, 2026Updated 2 weeks ago
- Simple Jupiter Ace implementation for the Ice40 (myStorm BlackIce)☆12Jan 28, 2018Updated 8 years ago
- An implementation of Tic Tac Toe in TTL logic☆21Jun 28, 2019Updated 7 years ago
- An open source FPGA Enigma Machine created with Icestudio and Verilog☆20Nov 1, 2019Updated 6 years ago