Miscellanious projects during 2014-2018 in Dept. of Electronic Engineering, Tsinghua University
☆27Mar 29, 2019Updated 7 years ago
Alternatives and similar repositories for THUEE-course-misc
Users that are interested in THUEE-course-misc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Config files for my GitHub profile.☆12Jul 25, 2026Updated 3 weeks ago
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Dec 14, 2019Updated 6 years ago
- ☆14Mar 19, 2025Updated last year
- NSA Cybersecurity. Formerly known as NSA Information Assurance and the Information Assurance Directorate☆10Jul 7, 2022Updated 4 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆33Nov 6, 2018Updated 7 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- DDR4 Simulation Project in System Verilog☆47Aug 18, 2014Updated 12 years ago
- learn to allocate wireless resources with GNN in over-the-air FL system☆10Jun 4, 2023Updated 3 years ago
- Parallel_Computer_Architecture经典书籍☆17May 13, 2022Updated 4 years ago
- Repo of the code of the paper "Localization-based OFDM scheduling for RIS-aided systems"☆15May 23, 2023Updated 3 years ago
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- Readme☆14Aug 9, 2026Updated last week
- Fills in missing allcontributors entries for a repository. 👪☆16Updated this week
- P4_16 reference compiler☆23Dec 30, 2025Updated 7 months ago
- A Flexible Cache Architectural Simulator☆17Sep 16, 2025Updated 11 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- 计算机组织与设计硬件软件接口 原书与伯克利大学哔哩哔哩视频课件☆22May 13, 2022Updated 4 years ago
- Uses the D8M camera module, then processes the image to detect red objects, and then overlay an x,y crosshair on the largest red object. …☆15Jan 19, 2018Updated 8 years ago
- Pytorch Implementation of Lightweight and robust representation of economic scales from satellite imagery.☆14Nov 21, 2019Updated 6 years ago
- The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)☆10Jan 9, 2016Updated 10 years ago
- ☆10Aug 1, 2024Updated 2 years ago
- DCASE2016 TASK1 Scene Classification☆12May 2, 2017Updated 9 years ago
- ☆25Jun 10, 2026Updated 2 months ago
- hdmi-ts Project☆13Jun 11, 2017Updated 9 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Source Code for the ICML Paper "Curriculum Reinforcement Learning via Constrained Optimal Transport"☆16Jun 9, 2022Updated 4 years ago
- This repository collects papers related to Speech Tokenizer.☆18Oct 16, 2024Updated last year
- Please fork and star this project if you find it useful! ⭐️☆13Updated this week
- Streamlined ComfyUI workflows☆21May 5, 2026Updated 3 months ago
- This is Max's blog, something interesting in it.☆13Jan 1, 2023Updated 3 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Jul 23, 2020Updated 6 years ago
- Joker TV (USB) FPGA verilog/vhdl code☆16May 19, 2026Updated 2 months ago
- A basic documentation generator for Verilog, similar to Doxygen.☆13Aug 5, 2016Updated 10 years ago
- Meta-learning model agnostic (MAML) implementation for cross-accented ASR☆45Feb 9, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Zedboard projects☆11May 15, 2016Updated 10 years ago
- ☆15Feb 11, 2022Updated 4 years ago
- This is a simple VLIW based processor written in Verilog. A Python script has also been included to simulate static instruction schedulin…☆19May 14, 2021Updated 5 years ago
- A graph-based deep MIDI music generator. Official repository of the paper "Graph-based Polyphonic Multitrack Music Generation".☆21Oct 13, 2023Updated 2 years ago
- ☆14Jun 7, 2025Updated last year
- Integrated Circuit Design Laboratory(IC Lab) at 2019 Fall, NCTU. Final project is a customized 16 bits ISA processor.☆24Sep 21, 2021Updated 4 years ago
- Collect some IC specs for learning.☆25Jun 25, 2024Updated 2 years ago