Alternatives and similar repositories for computer_organization_and_design_the_hardware_software_interface

Users that are interested in computer_organization_and_design_the_hardware_software_interface are comparing it to the libraries listed below

• 61c-teach / fa20-lab-starter
  ☆76Updated 4 years ago
• rave1sking / single_cycle_RISCV_CPU_Design-32bit
  Verilog实现单周期非流水线32位RISCV指令集（45条）CPU
  ☆38Updated 4 years ago
• Z-Y00 / Examples-in-book-write-your-own-cpu
  《自己动手写CPU》一书附带的文件
  ☆81Updated 7 years ago
• jensen-yan / kisscpu
  国科大一生一芯第二期: RISCV-64 五级流水线CPU
  ☆17Updated 4 years ago
• WeitaoZhu / Integrated_Circuits_and_Semiconductor
  Integrated_Circuits_and_Semiconductor 集成电路设计与半导体物理器件书籍
  ☆87Updated 2 years ago
• 61c-teach / fa21-lab-starter
  ☆15Updated 3 years ago
• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆131Updated last year
• SocialistDalao / UltraMIPS_NSCSCC
  UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.
  ☆135Updated 10 months ago
• zach0zhang / Single_instruction_cycle_OpenMIPS
  通过学习《自己动手写CPU》，将书中实现的兼容MIPS32指令集架构的处理器——OpenMIPS（五级流水线结构），简化成单指令周期实现的处理器
  ☆201Updated 3 years ago
• qing-2 / CPU
  单周期 8指令 MIPS32CPU
  ☆92Updated 2 years ago
• Tan-YiFan / DigitalLogic-Autumn2020
  复旦大学 数字逻辑与部件设计实验 2020秋
  ☆47Updated 3 years ago
• cebarobot / UCAS-CALab-mycpu_verify
  计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab3-Lab9
  ☆28Updated 3 years ago
• RegiaYoung / RISC-V-CPU
  记录一下夏季学期计算机设计与实践课上写的RISC-V单周期CPU和RISC-V五级流水线CPU
  ☆13Updated 3 years ago
• luzhixing12345 / archlab
  NUDT 高级体系结构实验
  ☆35Updated 7 months ago
• WeitaoZhu / CMOS_VLSI_Design
  COMS 超大规模集成电路设计书籍
  ☆23Updated 3 years ago
• Lyncien / RISC-V-32I
  体系结构课程实验：RISC-V 32I 流水线 CPU，实现37条指令，转发，冒险检测，Cache，分支预测器
  ☆79Updated 5 years ago
• liuqdev / 8-bits-RISC-CPU-Verilog
  Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC（精简指令集）CPU（中央处理器）简单结构和Verilog实现。
  ☆145Updated 6 years ago
• PKUFlyingPig / CS61C-summer20
  all the course resources of UCB's CS61C course -- Great ideas in computer architecture
  ☆327Updated 4 years ago
• USTC-System-Courses / CECS-Lab
  ☆36Updated last year
• Azalea8 / riscv_cpu
  riscv指令集，单周期以及五级流水线CPU
  ☆59Updated 4 months ago
• PrimeMHD / FPGA_ThreeLevelStorage
  【原创，已被编入官方教材】Three-level storage subsystem(SD+DDR2 SDRAM+Cache), based on Nexys4 FPGA board. 同济大学计算机系统结构课程设计，FPGA三级存储子系统。
  ☆111Updated 4 years ago
• Googol2002 / NJU-ICS2021-PA
  2021年秋季学期 南京大学ICS课程 PA实验部分
  ☆123Updated 3 years ago
• srpoyrek / RISC-V
  Implementing a five-stage pipeline RSIC-V architecture (RV32I Core instruction set) using Verilog HDL. All the functional modules require…
  ☆34Updated 4 years ago
• Ch-EnShen / UCB-CS152-all-materials
  This repository collects all materials from past years of cs152.
  ☆47Updated 10 months ago
• jianzhang96 / AZPRcpu
  AZPR cpu.《CPU自制入门》附录的Verilog代码，其中的日文注释翻译成了中文。
  ☆40Updated 5 years ago
• JiazhenZhao02091 / nju-ics2022
  南京大学2022春季pa
  ☆13Updated last year
• luyufan498 / CPU_start_from_0
  从零开始设计一个CPU (Verilog)
  ☆57Updated 4 years ago
• loongson-education / nscscc-wiki
  NSCSCC 信息整合
  ☆241Updated 4 years ago
• sunshaoce / learning-riscv
  入门RISC-V的手册
  ☆60Updated 8 months ago
• NJU-ProjectN / fceux-am
  ☆95Updated 6 months ago