增加密码学书籍
☆43May 28, 2022Updated 4 years ago
Alternatives and similar repositories for Cryptography
Users that are interested in Cryptography are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Parallel_Computer_Architecture经典书籍☆17May 13, 2022Updated 4 years ago
- 操作系统经典书籍☆24May 13, 2022Updated 4 years ago
- ARM Architecture文档☆38May 28, 2022Updated 4 years ago
- 数字电路设计与FPGA设计书籍☆102May 31, 2022Updated 4 years ago
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Dec 14, 2019Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Multilingual translation and error feedback and fixes☆16Sep 21, 2021Updated 4 years ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆37Mar 13, 2025Updated last year
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- COMS 超大规模集成电路设计书籍☆37May 12, 2022Updated 4 years ago
- Spark 学习笔记☆11Jul 9, 2021Updated 5 years ago
- SDK for reading the NIS code from an Italian Electronic Identity Card (CIE) using C++☆11Mar 8, 2021Updated 5 years ago
- SOC system using verilog on FPGA devices.☆10Jan 11, 2016Updated 10 years ago
- 龙脉设备 mtoken gm3000 工具，支持 CSR 签发及证书导入☆12Feb 16, 2023Updated 3 years ago
- A Hardware MD5 Cracker for the Cyclone V SoC☆12Mar 25, 2015Updated 11 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- Integrated_Circuits_and_Semiconductor 集成电路设计与半导体物理器件书籍☆198May 31, 2022Updated 4 years ago
- Hardware-side component of Hastlayer for Microsoft Project Catapult FPGAs. See https://hastlayer.com for details.☆13Mar 28, 2020Updated 6 years ago
- This is a simple VLIW based processor written in Verilog. A Python script has also been included to simulate static instruction schedulin…☆19May 14, 2021Updated 5 years ago
- SDF密码设备接口的软件实现☆53Jun 21, 2026Updated 2 months ago
- Integrated Circuit Design Laboratory(IC Lab) at 2019 Fall, NCTU. Final project is a customized 16 bits ISA processor.☆24Sep 21, 2021Updated 4 years ago
- ☆12Jun 22, 2023Updated 3 years ago
- Collect some IC specs for learning.☆25Jun 25, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆15Aug 1, 2023Updated 3 years ago
- pboc 3.0☆14Jun 12, 2016Updated 10 years ago
- FFT algorithm for fpga☆26Aug 17, 2021Updated 5 years ago
- branch of OpenJCVM☆17Jan 3, 2014Updated 12 years ago
- Python based editor for ASN.1 encoded data☆20Aug 21, 2023Updated 3 years ago
- EMV kernel for smartcard payments☆17May 21, 2014Updated 12 years ago
- 通信系统类书籍(无线通信，数字通信，信号系统，通信原理等)☆83May 12, 2022Updated 4 years ago
- ☆10Oct 8, 2021Updated 4 years ago
- A debugger / emulator for Ghidra☆15Oct 30, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Miscellanious projects during 2014-2018 in Dept. of Electronic Engineering, Tsinghua University☆27Mar 29, 2019Updated 7 years ago
- 🖥️ A collection of SystemVerilog modules and Assembly programs. This repo includes examples of decoders, encoders, binary adders, and in…☆18Aug 16, 2026Updated last week
- DEPRECATED SmartCard plugin for Windows☆17May 16, 2024Updated 2 years ago
- 本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例，并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆27Jun 1, 2023Updated 3 years ago
- This is a simple Risc-v core for software simulation on FPGA.☆10Apr 9, 2022Updated 4 years ago
- ☆20Jul 25, 2016Updated 10 years ago
- 中国科学院大学研究生课程-高级人工智能☆10Jan 8, 2022Updated 4 years ago