Haybla / LDPC-CC_Pipeline_DecoderLinks
This is a CUDA application for LDPC-CC Decoder
☆15Updated 10 years ago
Alternatives and similar repositories for LDPC-CC_Pipeline_Decoder
Users that are interested in LDPC-CC_Pipeline_Decoder are comparing it to the libraries listed below
Sorting:
- The source codes of the fast x86 LDPC decoder published☆28Updated 5 years ago
- DVB-S2 LDPC Decoder☆28Updated 11 years ago
- Playground for implementing LDPC codes on FPGA☆17Updated 2 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Updated 5 years ago
- Algebraic methods for construction QC-LDPC and cyclic LDPC LDGM EG-LDPC source codes☆17Updated 11 months ago
- LDPC decoders for ARM processor☆11Updated 4 years ago
- CUDA implementation of LDPC decoding algorithm☆40Updated 4 years ago
- This application estimate iterative decoding threshold using degree description, Stephan ten Brink. More general decription of LDPC codes…☆13Updated 2 years ago
- High-throughput LDPC decoder on GPU device (see published IEEE article)☆12Updated 6 years ago
- Tools for plotting Extrinsic Information Transfer (EXIT) charts in Matlab☆16Updated 3 years ago
- An implementation of the decoding of BCH codes resistant to timing attacks☆10Updated 5 years ago
- Playing with Low-density parity-check codes☆98Updated 2 years ago
- construction high perfomance long length, low error floor block Multi-edge Type (MET) QC-LDPC codes and Tail-Biting convolutional MET QC-…☆34Updated last year
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆77Updated 2 years ago
- Simulated annealing lifting for high girth QC-LDPC include ACE/EMD optimization. Make QC-LDPC from protograph (base matrix)☆26Updated last year
- Importance Sampling and Linear Programming based Enumerating and Weighing of Trapping sets in LDPC codes, ISING models and related DNN A…☆22Updated 3 months ago
- My implementation of LDPC codes. For details visit: https://yairmz.github.io/LDPC/☆35Updated last year
- Simple implementation (polynomial approx.) of Protograph EXIT-chart (PEXIT) for estimation of iterative decoding threshold of LDPC codes …☆21Updated 4 months ago
- The source codes of the proposed NB-LDPC decoder published in IEEE Communications Letters☆12Updated 7 years ago
- Orthogonal Frequency Division Multiplexing pipeline☆31Updated 7 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19Updated 13 years ago
- Density evolution for LDPC codes construction under AWGN-channel: reciprocal-channel approximation (RCA), Gaussian Evolution, Covariance …☆44Updated last year
- ☆28Updated last year
- Progressive edge growth PEG for LDPC code and QC-LDPC construction C++, Python, Matlab PEG with ACE and Avoiding Generating Small Cycles…☆28Updated 5 months ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆48Updated last year
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆58Updated last year
- LTE/WiFi/5G-NR SDR Transceiver☆55Updated 6 years ago
- Verilog实现OFDM基带☆44Updated 9 years ago
- IEEE 802.11 OFDM-based transceiver system☆40Updated 7 years ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆41Updated 6 years ago