Alternatives and similar repositories for Quine-McCluskey

Users that are interested in Quine-McCluskey are comparing it to the libraries listed below

• gussmith23 / churchroad
  FPGA synthesis tool powered by equality saturation and program synthesis.
  ☆12Updated last week
• z11i / pysat
  Simple SAT solver with CDCL implemented in Python
  ☆17Updated 2 years ago
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆51Updated 2 weeks ago
• leonardt / hwtypes
  Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics
  ☆18Updated last year
• cucapra / patronus
  work in progress, playing around with btor2 in rust
  ☆11Updated 3 weeks ago
• Ekdohibs / PolyGen
  PolyGen is a code generator for the polyhedral model, written and proved in Coq.
  ☆10Updated 4 years ago
• yaohsiaopid / rtl2uspec
  ☆11Updated 2 weeks ago
• berkeley-abc / mvsis
  A copy of the latest version of MVSIS
  ☆11Updated 4 years ago
• CedarEDA / CedarSim.jl
  Analog Circuit Simulator
  ☆21Updated 10 months ago
• reactive-systems / MCHyper
  A hardware model checker for hyperproperties
  ☆18Updated last year
• mgudemann / iimc
  ☆13Updated 7 years ago
• wvangansbeke / High-Level-Synthesis
  Convert C files into Verilog
  ☆17Updated 6 years ago
• fmozafari / angel
  C++ Library for Quantum State Preparation (QSP)
  ☆12Updated 2 years ago
• eytans / easter-egg
  easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once
  ☆13Updated 3 months ago
• JohnLyu2 / z3alpha
  Synthesizes efficient Z3 strategies tailored to your problem set! Repo for the IJCAI'24 paper: Layered and Staged Monte Carlo Tree Search…
  ☆17Updated 2 weeks ago
• MarkusRabe / cadet
  A fast and certifying solver for quantified Boolean formulas.
  ☆27Updated 2 months ago
• chc-comp / chc-tools
  Tools for manipulating CHC and related files
  ☆15Updated 2 years ago
• lip6 / painless
  A framework to ease parallelization of sequential SAT solvers
  ☆19Updated 2 months ago
• rajdeep87 / verilog-c
  ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.
  ☆15Updated 6 years ago
• UCSBarchlab / owl
  Control Logic Synthesis: Drawing the Rest of the OWL
  ☆11Updated last year
• ymherklotz / vericert
  A formally verified high-level synthesis tool based on CompCert and written in Coq.
  ☆92Updated last year
• Gigantua / Espresso
  Espresso heuristic logic minimizer made C++20 Windows 10 compatible - University of California, Berkeley
  ☆53Updated last year
• mvcisback / py-aiger
  py-aiger: A python library for manipulating sequential and combinatorial circuits encoded using `and` & `inverter` gates (AIGs).
  ☆47Updated 6 months ago
• gokhankici / iodine
  Iodine: Verifying Constant-Time Execution of Hardware
  ☆13Updated 4 years ago
• temelmertcan / multgen
  Integer Multiplier Generator for Verilog
  ☆23Updated 2 weeks ago
• daajoe / GPUSAT
  ☆11Updated 3 years ago
• lonsing / depqbf
  DepQBF, a solver for quantified boolean formulae (QBF).
  ☆35Updated 2 years ago
• EDAAC / EDAAC
  EDA Analytics Central
  ☆16Updated 2 years ago
• hriener / lorina
  C++ parsing library for simple formats used in logic synthesis and formal verification
  ☆36Updated last year
• meelgroup / manthan
  Manthan for Boolean function synthesis
  ☆33Updated last year