Alternatives and similar repositories for Quine-McCluskey:

Users that are interested in Quine-McCluskey are comparing it to the libraries listed below

• nhma20 / FPGA_AI
  Introduction to AI on FPGAs
  ☆13Updated last year
• CedarEDA / CedarSim.jl
  Analog Circuit Simulator
  ☆14Updated 4 months ago
• Rishabh-zhcet / Analog-to-Digital-Converter
  This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …
  ☆9Updated 2 years ago
• spcl / apfp
  FPGA acceleration of arbitrary precision floating point computations.
  ☆38Updated 2 years ago
• lac-dcc / chimera
  A tool for synthesizing Verilog programs
  ☆48Updated this week
• hadipourh / AES-VHDL
  VHDL Implementation of AES Algorithm
  ☆75Updated 3 years ago
• 4a1c0 / RV32i-Verilog
  Simple RiscV core for academic purpose.
  ☆22Updated 4 years ago
• whaaswijk / percy
  An advanced header-only exact synthesis library
  ☆24Updated 2 years ago
• nkkav / yosys-examples
  Verilog projects for simulation and logic synthesis (Icarus Verilog, YOSYS)
  ☆21Updated 3 years ago
• os-chip-design / os-chip-design
  ☆21Updated 2 years ago
• IAIK / coco-alma
  CocoAlma is an execution-aware tool for formal verification of masked implementations
  ☆21Updated 3 months ago
• ben-marshall / uart
  A simple implementation of a UART modem in Verilog.
  ☆115Updated 3 years ago
• os-fpga / Raptor
  Raptor end-to-end FPGA Compiler and GUI
  ☆72Updated last month
• pulp-platform / tech_cells_generic
  Technology dependent cells instantiated in the design for generic process (simulation, FPGA)
  ☆42Updated 2 months ago
• wredan / Karnaugh-Map-Solver
  Karnaugh maps solver is a web app that takes the truth table of a function as input, transposes it onto the respective Karnaugh map and f…
  ☆30Updated 2 months ago
• dreylago / logicmin
  Logic Minimization in Python
  ☆23Updated 9 months ago
• t-crest / patmos
  Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project
  ☆138Updated last month
• msoeken / kitty
  C++ truth table library
  ☆51Updated 9 months ago
• lsils / bill
  C++ header-only reasoning library
  ☆13Updated 6 months ago
• tum-ei-eda / vrtlmod
  vRTLmod modifies Verilator generated RTL simulation code for faul-injection purposes. It transforms source code with the help of LLVM/C…
  ☆13Updated 4 months ago
• CEatBTU / FGPU
  FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.
  ☆51Updated last month
• IamFlea / AdderCircuitGenerator
  This script generates and analyzes prefix tree adders.
  ☆37Updated 3 years ago
• temelmertcan / multgen
  Integer Multiplier Generator for Verilog
  ☆17Updated last year
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆142Updated 2 months ago
• thoughtworks / hardposit-chisel3
  Chisel library for Unum Type-III Posit Arithmetic
  ☆36Updated 9 months ago
• ECASLab / cynq
  PYNQ bindings for C and C++ to avoid requiring Python or Vitis to execute hardware acceleration.
  ☆21Updated 6 months ago
• drichmond / HOPS
  Synthesizable Higher-Order Functions (Patterns) for C++
  ☆17Updated 6 years ago
• VP-Vibes / VPV-Peripherals
  Library of example SystemC/TLM peripherals for various SoCs based on the SCS library
  ☆12Updated 3 months ago
• wincle626 / HLS_Legup
  ☆26Updated 7 years ago
• hriener / lorina
  C++ parsing library for simple formats used in logic synthesis and formal verification
  ☆35Updated 6 months ago