Alternatives and similar repositories for Quine-McCluskey

Users that are interested in Quine-McCluskey are comparing it to the libraries listed below

• ymherklotz / vericert
  A formally verified high-level synthesis tool based on CompCert and written in Coq.
  ☆96Updated 3 months ago
• CedarEDA / CedarSim.jl
  Analog Circuit Simulator
  ☆25Updated last year
• berkeley-abc / mvsis
  A copy of the latest version of MVSIS
  ☆12Updated 4 years ago
• EDAPack / edapack
  Provides a packaged collection of open source EDA tools
  ☆12Updated 6 years ago
• eytans / easter-egg
  easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once
  ☆13Updated 8 months ago
• reactive-systems / MCHyper
  A hardware model checker for hyperproperties
  ☆18Updated last year
• temelmertcan / multgen
  Integer Multiplier Generator for Verilog
  ☆23Updated 5 months ago
• RatkoFri / MulApprox
  MulApprox - A comprehensive library of state-of-the-art approximate multipliers
  ☆31Updated 4 years ago
• openhwgroup / cv32e40x-dv
  CV32E40X Design-Verification environment
  ☆16Updated last year
• Nic30 / hwtHls
  LLVM based HLS library for HWToolkit (hardware devel. toolkit)
  ☆25Updated last week
• mgudemann / iimc
  ☆14Updated 7 years ago
• ics-jku / epex-formal-rv32-model
  A RISC-V RV32 model ready for SMT program synthesis.
  ☆12Updated 4 years ago
• wvangansbeke / High-Level-Synthesis
  Convert C files into Verilog
  ☆19Updated 6 years ago
• RohanNagar / parallel-logic-networks
  Gate-Level Simulation on a GPU
  ☆10Updated 9 years ago
• UCSBarchlab / owl
  Control Logic Synthesis: Drawing the Rest of the OWL
  ☆13Updated last year
• leonardt / hwtypes
  Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics
  ☆18Updated 2 years ago
• lonsing / depqbf
  DepQBF, a solver for quantified boolean formulae (QBF).
  ☆39Updated 2 years ago
• Gigantua / Espresso
  Espresso heuristic logic minimizer made C++20 Windows 10 compatible - University of California, Berkeley
  ☆59Updated last year
• z11i / pysat
  Simple SAT solver with CDCL implemented in Python
  ☆19Updated 2 years ago
• UCSBarchlab / RaceLogic
  Designs, infrastructure, and experiments around Race Logic
  ☆25Updated 5 years ago
• isec-tugraz / coco-alma
  CocoAlma is an execution-aware tool for formal verification of masked implementations
  ☆23Updated last year
• pulp-platform / pulp_cluster
  The multi-core cluster of a PULP system.
  ☆109Updated last month
• hriener / lorina
  C++ parsing library for simple formats used in logic synthesis and formal verification
  ☆37Updated last year
• adrianopolus / probSAT
  The probSAT SAT Solver
  ☆26Updated 3 years ago
• cucapra / patronus
  work in progress, playing around with btor2 in rust
  ☆12Updated 2 weeks ago
• foshardware / lsc
  Libre Silicon Compiler
  ☆22Updated 4 years ago
• vardigroup / FourierSAT
  A continuous local search SAT solver based on Fourier expansion for hybrid Boolean constraints.
  ☆12Updated last year
• bespoke-silicon-group / bsg_replicant
  BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade
  ☆37Updated 3 months ago
• lac-dcc / chimera
  A tool for synthesizing Verilog programs
  ☆107Updated 3 months ago
• chengyinwu / V3
  An Extensible Framework for Hardware Verification and Debugging
  ☆18Updated 3 years ago