hlorenzi / circuitsim
⚡ Analog circuit simulator! -- https://hlorenzi.github.io/circuitsim/
☆24Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for circuitsim
- Digital Logic Simulator☆30Updated 3 years ago
- Export netlists from Yosys to DigitalJS☆44Updated 9 months ago
- A digital logic simulator inspired by Logisim.☆46Updated 3 years ago
- 4 Bit CPU build in Logisim Evolution, with Compiler and IDE.☆17Updated 4 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆36Updated 3 years ago
- A small and simple rv32i core written in Verilog☆12Updated 2 years ago
- PCB combining Raspberry Pi Pico and iCE40 FPGA☆29Updated 6 months ago
- JSpice is a SPICE-inspired analog circuit simulator made in Java with an emphasis on simulating memristors and analog circuits containing…☆60Updated 3 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆19Updated 2 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆59Updated last week
- ☆25Updated 4 years ago
- A low cost FPGA development board based on Lattice iCE40UP5k and Raspberry Pi RP2040.☆41Updated 2 years ago
- Circuit Simulator with Breadboard UI☆87Updated 8 years ago
- Pong game in a FPGA.☆94Updated 4 years ago
- simple wishbone client to read buttons and write leds☆17Updated 11 months ago
- Generate Verilog code from a KiCad netlist☆54Updated last week
- Submission template for Tiny Tapeout 03☆19Updated last year
- This project shows the design process of the main blocks of a typical RX frontend system.☆21Updated 3 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆34Updated 3 years ago
- A re-creation of a Cosmac ELF computer, Coded in SpinalHDL☆37Updated 3 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Updated 8 years ago
- ☆29Updated 3 years ago
- USB capture IP☆19Updated 4 years ago
- Collection of projects for various FPGA development boards☆41Updated 5 months ago
- USB Full Speed PHY☆39Updated 4 years ago
- EDIF netlist checker tool☆24Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated last year
- Digital Circuit rendering engine☆34Updated last year
- WISHBONE Builder☆13Updated 8 years ago