Alternatives and similar repositories for beamerthemeLUH

Users that are interested in beamerthemeLUH are comparing it to the libraries listed below

• ucb-bar / Baremetal-IDE
  A submodule of Chipyard https://github.com/ucb-bar/chipyard
  ☆20Updated last month
• sifferman / schematics
  Examples of how to Generate Schematics from SystemVerilog Synthesis Tools
  ☆22Updated last year
• alvarezpj / single-cycle-cpu
  VHDL implementation of a 1 Hz single cycle CPU that supports recursive function calls
  ☆14Updated 5 years ago
• hudson-trading / slang-server
  A SystemVerilog language server based on the Slang library.
  ☆76Updated this week
• classabbyamp / espresso-logic
  A modern (2017) compilable re-host of the Espresso heuristic logic minimizer.
  ☆164Updated 5 years ago
• vivekmalneedi / veridian
  A SystemVerilog Language Server
  ☆187Updated last week
• Kuree / hgdb
  Hardware generator debugger
  ☆77Updated last year
• projectapheleia / avl
  Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb
  ☆40Updated 2 weeks ago
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆49Updated 11 months ago
• wavedrom / cli
  CLI for WaveDrom
  ☆63Updated last year
• wifasoi / WaveDromTikZ
  An implementation of WaveDrom which outputs TikZ for use in LaTeX documents.
  ☆44Updated 4 years ago
• suzizecat / slang-lsp-tools
  Tools based upon slang for language server purpose
  ☆20Updated this week
• CalPlug / Microsemi_SmartFusion2_TrainingProjects
  Example Projects for the Microsemi SmartFusion 2
  ☆10Updated 8 years ago
• chipsalliance / espresso
  ☆41Updated last week
• vmunoz82 / sudoku-challenge
  Solving Sudokus using open source formal verification tools
  ☆18Updated 3 years ago
• najaeda / naja
  Structural Netlist API (and more) for EDA post synthesis flow development
  ☆123Updated this week
• davidthings / hdelk
  Web-based HDL diagramming tool
  ☆81Updated 2 years ago
• google / bigspicy
  ☆40Updated 2 years ago
• nanamake / vcd2json
  Create WaveJSON from VCD file. WaveDrom can convert it to timing diagram.
  ☆40Updated last year
• cathalmccabe / pynq-z1_board_files
  PYNQ-Z1 board files for Vivado
  ☆35Updated 3 years ago
• esa-tu-darmstadt / tapasco
  The Task Parallel System Composer (TaPaSCo)
  ☆114Updated 3 weeks ago
• cambridgehackers / fpgamake
  Generates Makefiles to synthesize, place, and route verilog using Vivado
  ☆97Updated 3 years ago
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆162Updated last month
• kcamenzind / BluespecIntroGuide
  An introductory guide to Bluespec (BSV)
  ☆66Updated 6 years ago
• tomverbeure / math
  SpinalHDL Hardware Math Library
  ☆93Updated last year
• yaozhaosh / chisel-aes
  Chisel implementation of AES
  ☆23Updated 5 years ago
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆336Updated last week
• chipsalliance / fpga-tool-perf
  FPGA tool performance profiling
  ☆103Updated last year
• rahulk29 / sram22
  A configurable SRAM generator
  ☆56Updated 3 months ago
• Praneshss / Modeling_of_APUF_Compositions
  Python Code and Dataset for different PUFs
  ☆18Updated 4 years ago