Alternatives and similar repositories for beamerthemeLUH

Users that are interested in beamerthemeLUH are comparing it to the libraries listed below

• ucb-bar / Baremetal-IDE
  A submodule of Chipyard https://github.com/ucb-bar/chipyard
  ☆19Updated 2 weeks ago
• sifferman / schematics
  Examples of how to Generate Schematics from SystemVerilog Synthesis Tools
  ☆22Updated last year
• MrDiver / ArmSimulator
  ARM Assembler Editor and Simulator written in C++ with QT5 and ANTLR 4.8
  ☆15Updated 5 years ago
• TinyTapeout / tt10-verilog-template
  Submission template for Tiny Tapeout 10 - Verilog HDL Projects
  ☆25Updated 3 months ago
• hudson-trading / slang-server
  A SystemVerilog language server based on the Slang parser and library.
  ☆44Updated last week
• 2pi / karnaugh-map
  LaTeX package for drawing karnaugh maps with up to 6 variables
  ☆58Updated 6 months ago
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆156Updated 4 months ago
• Digilent / Zedboard-old
  ☆22Updated 9 years ago
• smlgit / fpbinary
  Fixed point package for Python.
  ☆35Updated 2 years ago
• projectapheleia / avl
  Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb
  ☆38Updated last week
• nanamake / vcd2json
  Create WaveJSON from VCD file. WaveDrom can convert it to timing diagram.
  ☆40Updated last year
• dkilfoyle / logic2
  Digital Logic Simulator
  ☆33Updated 4 years ago
• classabbyamp / espresso-logic
  A modern (2017) compilable re-host of the Espresso heuristic logic minimizer.
  ☆162Updated 5 years ago
• alvarezpj / single-cycle-cpu
  VHDL implementation of a 1 Hz single cycle CPU that supports recursive function calls
  ☆14Updated 5 years ago
• CalPlug / Microsemi_SmartFusion2_TrainingProjects
  Example Projects for the Microsemi SmartFusion 2
  ☆10Updated 7 years ago
• najaeda / naja
  Structural Netlist API (and more) for EDA post synthesis flow development
  ☆118Updated 3 weeks ago
• chipsalliance / fpga-tool-perf
  FPGA tool performance profiling
  ☆102Updated last year
• ghdl / ghdl-language-server
  Language server based on ghdl
  ☆100Updated 5 months ago
• tomverbeure / math
  SpinalHDL Hardware Math Library
  ☆93Updated last year
• getinstachip / vpm
  Verilog package manager written in Rust
  ☆143Updated last year
• riscv-verification / RVVI
  RISC-V Verification Interface
  ☆107Updated 3 weeks ago
• lac-dcc / chimera
  A tool for synthesizing Verilog programs
  ☆103Updated last month
• ckuhlmann / lt2circuitikz
  Python (3.5) tool to convert .asc files into circuiTikz graphics
  ☆110Updated 2 years ago
• Kuree / hgdb
  Hardware generator debugger
  ☆76Updated last year
• sifferman / fusesoc_template
  Example of how to get started with olofk/fusesoc.
  ☆17Updated 4 years ago
• librelane / librelane
  ASIC implementation flow infrastructure
  ☆139Updated this week
• vmunoz82 / sudoku-challenge
  Solving Sudokus using open source formal verification tools
  ☆18Updated 3 years ago
• stineje / sky130_cds
  This repository is an open-source version of SKY130 to help facilitate use of Cadence Design System tools for use with Skywater 130 Proce…
  ☆27Updated 2 years ago
• mattvenn / pyfda-cocotb-demo
  Audio filtering with pyfda and cocotb
  ☆12Updated 5 years ago
• Digilent / Basys3
  ☆95Updated 4 years ago