Alternatives and similar repositories for beamerthemeLUH

Users that are interested in beamerthemeLUH are comparing it to the libraries listed below

• google / bigspicy
  ☆41Updated 2 years ago
• smlgit / fpbinary
  Fixed point package for Python.
  ☆35Updated 2 years ago
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆155Updated 3 months ago
• 2pi / karnaugh-map
  LaTeX package for drawing karnaugh maps with up to 6 variables
  ☆58Updated 5 months ago
• aperloff / vivado-docker
  Vivado on Docker
  ☆34Updated 3 years ago
• wifasoi / WaveDromTikZ
  An implementation of WaveDrom which outputs TikZ for use in LaTeX documents.
  ☆44Updated 3 years ago
• najaeda / naja
  Structural Netlist API (and more) for EDA post synthesis flow development
  ☆112Updated last week
• wavedrom / cli
  CLI for WaveDrom
  ☆62Updated last year
• jackodirks / AXI4_Master
  A VHDL implementation of an AXI4 Master
  ☆17Updated 7 years ago
• ShonTaware / RISC-V_Core_4_Stage
  RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set
  ☆15Updated 4 years ago
• projectapheleia / avl
  Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb
  ☆32Updated 3 weeks ago
• missinglinkelectronics / fpga-vbs
  Vivado build system
  ☆69Updated 8 months ago
• SymbiFlow / sphinxcontrib-hdl-diagrams
  Sphinx Extension which generates various types of diagrams from Verilog code.
  ☆61Updated last year
• esa-tu-darmstadt / BSVTools
  ☆17Updated 7 months ago
• antmicro / verilator-verification-features-tests
  ☆27Updated this week
• kcamenzind / BluespecIntroGuide
  An introductory guide to Bluespec (BSV)
  ☆64Updated 6 years ago
• getinstachip / vpm
  Verilog package manager written in Rust
  ☆143Updated 11 months ago
• siliconcompiler / lambdapdk
  Library of open source Process Design Kits (PDKs)
  ☆51Updated this week
• imshaaz21 / Spiking-Neural-Network-on-FPGA
  CS4362 - Hardware Description Languages. Implemented SNN on an FPGA for real-time image processing using VHDL
  ☆21Updated last year
• Lramseyer / vaporview
  Waveform Viewer Extension for VScode
  ☆239Updated last week
• CalPlug / Microsemi_SmartFusion2_TrainingProjects
  Example Projects for the Microsemi SmartFusion 2
  ☆10Updated 7 years ago
• nanamake / vcd2json
  Create WaveJSON from VCD file. WaveDrom can convert it to timing diagram.
  ☆40Updated last year
• OpenROAD-Assistant / EDA-Corpus
  Datasets for EDA LLM research
  ☆33Updated 7 months ago
• CESNET / sphinx-vhdl
  ☆23Updated 5 months ago
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆47Updated 11 months ago
• hdl / containers
  Building and deploying container images for open source electronic design automation (EDA)
  ☆116Updated 11 months ago
• cgfandia / PathfinderAlgorithm
  Pathfinder routing algorithm practice
  ☆15Updated 8 years ago
• MicrochipTech / Libero-SoC-Design-Suite-Tcl-Examples
  Tcl examples repository designed primarily for use with the latest version of the Libero® SoC Design Suite.
  ☆10Updated last year
• librelane / librelane
  ASIC implementation flow infrastructure
  ☆95Updated this week
• mbalestrini / gdsiistl
  Converts GDSII files to STL files.
  ☆37Updated last year