fritzw / beamerthemeLUH
An unofficial LaTeX Beamer theme that is trying to follow the Coprorate Design Guidelines of Leibniz Universität Hannover.
☆17Updated last month
Alternatives and similar repositories for beamerthemeLUH:
Users that are interested in beamerthemeLUH are comparing it to the libraries listed below
- Example Projects for the Microsemi SmartFusion 2☆10Updated 7 years ago
- Examples of how to Generate Schematics from SystemVerilog Synthesis Tools☆22Updated last year
- WAL enables programmable waveform analysis.☆149Updated 2 months ago
- LaTeX package for drawing karnaugh maps with up to 6 variables☆57Updated last month
- Hardware generator debugger☆73Updated last year
- HTML & Js based VCD viewer☆60Updated 4 years ago
- FPGA tool performance profiling☆102Updated last year
- A simple baremetal program template for RISC-V inspired from riscv benchmark tests☆10Updated 7 years ago
- This repository is an open-source version of SKY130 to help facilitate use of Cadence Design System tools for use with Skywater 130 Proce…☆23Updated last year
- Chisel implementation of AES☆23Updated 5 years ago
- BrightAI B.V. open sources its Blackwire RTL FPGA smartNIC implementation of WireGuard☆47Updated last year
- Determines the modules declared and instantiated in a SystemVerilog file☆44Updated 7 months ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆96Updated 2 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆106Updated last year
- Python bindings for slang, a library for compiling SystemVerilog☆58Updated 3 months ago
- ☆20Updated this week
- DASS HLS Compiler☆29Updated last year
- ☆17Updated 3 months ago
- CLI for WaveDrom☆62Updated last year
- ☆10Updated 5 years ago
- Waveform Viewer Extension for VScode☆165Updated this week
- ☆86Updated last year
- Fixed point package for Python.☆35Updated 2 years ago
- ☆12Updated 5 years ago
- SystemVerilog FSM generator☆30Updated last year
- SystemVerilog synthesis tool☆190Updated 2 months ago
- Using ModelSim Foreign Language Interface for c – VHDL Co-Simulation and for Simulator Control on Linux x86 Platform☆27Updated 4 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- ☆26Updated 3 years ago
- ☆16Updated 2 years ago