Open source GPU in VHDL
☆33Feb 25, 2025Updated last year
Alternatives and similar repositories for openglory
Users that are interested in openglory are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Feb 16, 2022Updated 4 years ago
- LiteX LUNA USB stack integration☆14Jun 12, 2022Updated 4 years ago
- WCH CH569 SerDes Reverse Engineering☆30Aug 13, 2022Updated 4 years ago
- ☆15Oct 2, 2023Updated 2 years ago
- PCIe stack written in Amaranth.☆18Apr 27, 2026Updated 4 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Firmware and Gateware for the DiVA platform.☆14Sep 8, 2025Updated last year
- LiteX-based gateware for LimeSDR boards.☆22Updated this week
- FLIX-V: FPGA, Linux and RISC-V☆42Nov 5, 2023Updated 2 years ago
- GPU-accelerated RePlAce☆14Jun 11, 2024Updated 2 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆59May 10, 2021Updated 5 years ago
- Generate animated vector graphics for old-school 90's demos, like ST_NICCC☆18Jan 2, 2024Updated 2 years ago
- KISCV, a KISS principle riscv32i CPU☆28Jan 11, 2025Updated last year
- ☆16May 3, 2025Updated last year
- ☆15Sep 23, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Master-thesis-final☆20Oct 9, 2023Updated 2 years ago
- Chisel NVMe controller☆29Nov 24, 2022Updated 3 years ago
- A pipelined RISC-V processor☆65Dec 1, 2023Updated 2 years ago
- [Moved to Codeberg] Another size-optimized RISC-V CPU for your consideration.☆61May 10, 2026Updated 4 months ago
- A set of expansion boards for the Minimal 64x4 Home Computer☆19Aug 3, 2026Updated last month
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆34May 15, 2023Updated 3 years ago
- ☆17Apr 7, 2022Updated 4 years ago
- Peripheral access API for Allwinner SoCs generated from unofficial SVD file☆25Updated this week
- Binary Decompilation of the Polo G40 Digifant-1 Controller☆13Oct 21, 2018Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- LiteX development baseboards arround the SQRL Acorn.☆78Apr 22, 2026Updated 4 months ago
- 360nosc0pe Yocto build environment☆13Aug 27, 2018Updated 8 years ago
- Bare metal programming on the EBAZ4205 board with Zynq XC7Z010 SoC☆24Dec 10, 2024Updated last year
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆27Apr 24, 2019Updated 7 years ago
- oFono is a free software project for mobile telephony (GSM/UMTS) applications. It is built on 3GPP standards and uses a high-level D-Bus …☆20Dec 12, 2022Updated 3 years ago
- RADIX-4 SRT division☆13Oct 31, 2019Updated 6 years ago
- Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.☆10Jul 12, 2023Updated 3 years ago
- Tang Nano 9k board and VHDL explorations!☆15Feb 5, 2026Updated 7 months ago
- Haskell dynamic RTS loader☆13Jun 24, 2016Updated 10 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- A configurable USB 2.0 device core☆31Jun 12, 2020Updated 6 years ago
- Alibaba Cloud AS02MC04 hack☆76Jul 17, 2026Updated 2 months ago
- launchpad smart contract create token, bonding curve, pool creation on solana☆10Aug 8, 2024Updated 2 years ago
- LiteX based M2 SDR/RF FPGA board.☆226Sep 10, 2026Updated last week
- Handle Fast Signal Traces (fst) in Python☆16Jun 11, 2025Updated last year
- An attempt to reverse engineer a bitstream made for an AL3-10 FPGA☆16Jan 6, 2023Updated 3 years ago