Alternatives and similar repositories for AMP

Users that are interested in AMP are comparing it to the libraries listed below

• sylab / multi-clock
  Sources for the Multi-Clock system as described in the paper: MULTI-CLOCK: Dynamic Tiering for Hybrid Memory Systems, HPCA 2022.
  ☆19Updated 3 years ago
• Sys-KU / AutoTiering
  [USENIX ATC '21] Exploring the Design Space of Page Management for Multi-Tiered Memory Systems
  ☆45Updated 3 years ago
• cuhk-mass / hemem
  A mirror of https://bitbucket.org/ajaustin/hemem/src/sosp-submission/
  ☆21Updated 2 years ago
• ece-fast-lab / cxl_type3_tests
  This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…
  ☆46Updated last year
• project-kona / asplos21-ae
  ☆30Updated 4 years ago
• cxl-reskit / cxl-reskit
  CXL Memory Resource Kit top-level repository
  ☆51Updated 2 years ago
• TheNetAdmin / VANS
  VANS: A validated NVRAM simulator
  ☆27Updated last year
• madsys-dev / sosp-paper19-ae
  The Artifact Evaluation Version of SOSP Paper #19
  ☆46Updated 8 months ago
• zxhero / gem5-CXL
  This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…
  ☆33Updated 9 months ago
• ysarch-lab / nimble_page_management_userspace
  ☆13Updated 6 years ago
• GTkernel / coeus-sim
  ☆11Updated 3 years ago
• lingfenghsiang / Nomad
  OSDI'24 Nomad implementation
  ☆44Updated 5 months ago
• host-architecture / colloid
  Tiered Memory Management: Access Latency is the Key!
  ☆50Updated last month
• WangYaohuii / CXL-SSD-Sim
  A Full-System Simulator for CXL-Based SSD Memory System
  ☆23Updated 4 months ago
• ysarch-lab / nimble_page_management_asplos_2019
  Kernel repo of "Nimble Page Management for Tiered Memory Systems" in ASPLOS 2019
  ☆44Updated 2 years ago
• sjp38 / masim
  memory access workload simulator
  ☆23Updated this week
• cosmoss-jigu / memtis
  Tiered memory management
  ☆74Updated 8 months ago
• bsc-mem / Mess-benchmark
  A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…
  ☆32Updated this week
• spypaul / MQSim_CXL_Linux
  ☆26Updated last year
• cloudarxiv / emucxl
  ☆13Updated 8 months ago
• BLepers / JohnnyCache
  Johnny Cache: the End of DRAM Cache Conflicts (in Tiered Main Memory Systems)
  ☆18Updated last year
• skhynix / hmsdk
  Heterogeneous Memory Software Development Kit
  ☆81Updated 4 months ago
• spcl / CoRM
  CoRM: Compactable Remote Memory over RDMA
  ☆20Updated 3 years ago
• spypaul / MQSim_CXL
  ☆69Updated last year
• csl-iisc / Trident-MICRO21-artifact
  ☆10Updated last year
• ferry-hhh / CXL-DMSim
  CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator Based on gem5
  ☆70Updated last month
• PKUZHOU / NeoMem-MICRO-2024
  The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering
  ☆49Updated 9 months ago
• FAST-UIUC / iat-pqos
  Enhanced PQOS (Intel RDT Software) with DDIO-related Functionalities
  ☆15Updated 2 years ago
• multifacet / cbmm-artifact
  Artifact package for CBMM paper (ATC'22)
  ☆9Updated 2 years ago
• GTkernel / cori-sim
  Simulation infrastructure and validation of Cori
  ☆13Updated 3 years ago