casys-kaist / AMP
Adaptive Page Migration Policy with Huge Pages in Tiered Memory Systems
☆13Updated 3 years ago
Alternatives and similar repositories for AMP:
Users that are interested in AMP are comparing it to the libraries listed below
- Sources for the Multi-Clock system as described in the paper: MULTI-CLOCK: Dynamic Tiering for Hybrid Memory Systems, HPCA 2022.☆19Updated 3 years ago
- [USENIX ATC '21] Exploring the Design Space of Page Management for Multi-Tiered Memory Systems☆45Updated 3 years ago
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆44Updated last year
- ☆30Updated 4 years ago
- ☆26Updated last year
- CXL Memory Resource Kit top-level repository☆50Updated 2 years ago
- Cluster Far Mem, framework to execute single job and multi job experiments using fastswap☆21Updated last year
- CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator Based on gem5☆61Updated last week
- A mirror of https://bitbucket.org/ajaustin/hemem/src/sosp-submission/☆20Updated last year
- The Artifact Evaluation Version of SOSP Paper #19☆45Updated 7 months ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆34Updated 8 months ago
- Kernel repo of "Nimble Page Management for Tiered Memory Systems" in ASPLOS 2019☆42Updated 2 years ago
- ☆11Updated 3 years ago
- Enhanced PQOS (Intel RDT Software) with DDIO-related Functionalities☆15Updated 2 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆47Updated 7 months ago
- OSDI'24 Nomad implementation☆44Updated 4 months ago
- ☆10Updated last year
- CoRM: Compactable Remote Memory over RDMA☆20Updated 3 years ago
- Artifact package for CBMM paper (ATC'22)☆8Updated 2 years ago
- Tiered memory management☆74Updated 6 months ago
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆10Updated 3 months ago
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆31Updated this week
- Clio, ASPLOS'22.☆73Updated 3 years ago
- Cluster simulator with far memory☆12Updated 4 years ago
- ☆68Updated last year
- Tiered Memory Management: Access Latency is the Key!☆47Updated 2 weeks ago
- VANS: A validated NVRAM simulator☆27Updated last year
- An FPGA-based full-stack in-storage computing system.☆37Updated 4 years ago
- A Cycle-level simulator for M2NDP☆25Updated 4 months ago
- ☆13Updated 7 months ago