Alternatives and similar repositories for MIPS-CPU-Simulator

Users that are interested in MIPS-CPU-Simulator are comparing it to the libraries listed below

• ucb-bar / esp-llvm
  UCB-BAR fork of LLVM! NOT UPSTREAM RISCV LLVM
  ☆124Updated 4 years ago
• s-kanev / XIOSim
  A detailed michroarchitectural x86 simulator
  ☆62Updated 8 years ago
• microsoft / test-suite
  ☆39Updated 2 years ago
• Xilinx / triSYCL
  Generic system-wide modern C++ for heterogeneous platforms with SYCL from Khronos Group
  ☆77Updated 4 years ago
• Jonathan2251 / lbt
  Develop toolchain based on llvm to for Cpu0 processor
  ☆46Updated last month
• llvm-mirror / libclc
  Mirror kept for legacy. Moved to https://github.com/llvm/llvm-project
  ☆25Updated 5 years ago
• hipacc / hipacc
  A domain-specific language and compiler for image processing
  ☆76Updated 4 years ago
• riscvarchive / riscv-fesvr
  RISC-V Frontend Server
  ☆63Updated 6 years ago
• HSAFoundation / HSAIL-Tools
  Tools for parsing, assembling, and disassembling HSAIL.
  ☆73Updated 5 years ago
• frasercrmck / llvm-leg
  ☆109Updated 3 years ago
• jbush001 / NyuziToolchain
  Port of LLVM/Clang C compiler to Nyuzi parallel processor architecture
  ☆63Updated 2 years ago
• jserv / jit-construct
  JIT compiler from scratch, derived from Nick Desaulniers' great work
  ☆44Updated 4 years ago
• nvidia-compiler-sdk / nvvmir-samples
  ☆75Updated last year
• ccelio / riscv-boom-doc
  Documentation for the BOOM processor
  ☆47Updated 8 years ago
• fpgasystems / doppiodb
  doppioDB - A hardware accelerated database
  ☆49Updated 8 years ago
• stephand / ptlsim
  Stable, non-KVM version of PTLsim.
  ☆29Updated 9 years ago
• Multi2Sim / multi2sim
  Multi2Sim source code
  ☆129Updated 6 years ago
• avadhpatel / marss
  PTLsim and QEMU based Computer Architecture Research Simulator
  ☆129Updated 3 years ago
• danluu / NativeJIT
  A C++ expression -> x86 JIT
  ☆18Updated 8 years ago
• grantae / mips32r1_xum
  A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA. This is a bare-metal CPU with no virtual memory. (Old Uni…
  ☆60Updated 9 years ago
• gtcasl / cash
  A C++ Library for Hardware Design and Simulation
  ☆15Updated 5 years ago
• andestech / riscv-llvm-toolchain
  ☆26Updated 7 years ago
• riscv-admin / riscv-ovpsim
  ☆62Updated 4 years ago
• bthies / streamit
  The StreamIt compiler infrastructure.
  ☆71Updated 8 years ago
• openrisc / or1200
  OpenRISC 1200 implementation
  ☆171Updated 9 years ago
• s5z / zsim
  A fast and scalable x86-64 multicore simulator
  ☆363Updated last year
• periscop / cloog
  The CLooG Code Generator in the Polyhedral Model
  ☆47Updated 2 years ago
• riscvarchive / riscv-lld
  RISC-V port of LLVM Linker
  ☆24Updated 6 years ago
• Domipheus / TPU
  TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. De…
  ☆148Updated 8 years ago
• LvNA-system / labeled-RISC-V
  ☆169Updated 3 years ago