cis571 / lc4-labsLinks
☆19Updated 2 years ago
Alternatives and similar repositories for lc4-labs
Users that are interested in lc4-labs are comparing it to the libraries listed below
Sorting:
- Time-sensitive affine types for predictable hardware generation☆143Updated 10 months ago
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆134Updated last year
- Parametric NTT/INTT Hardware Generator☆72Updated 4 years ago
- Recent papers related to hardware formal verification.☆70Updated last year
- ☆26Updated 4 years ago
- RISC-V Formal Verification Framework☆139Updated this week
- An Implementation of the Number Theoretic Transform☆47Updated last year
- The Sniper Multi-Core Simulator☆131Updated 7 months ago
- Fast and accurate DRAM power and energy estimation tool☆163Updated 2 weeks ago
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆34Updated 3 years ago
- A Modeling and Verification Platform for SoCs using ILAs☆78Updated 11 months ago
- Artifact associated with CHES 2022 paper https://tches.iacr.org/index.php/TCHES/article/view/9817☆12Updated last year
- ☆81Updated last year
- Reads a state transition system and performs property checking☆82Updated 3 months ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆92Updated 11 months ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆68Updated last year
- ☆21Updated 11 months ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆94Updated 2 weeks ago
- ☆35Updated 10 months ago
- processor for post-quantum cryptography☆16Updated 5 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆201Updated this week
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- ☆35Updated 9 months ago
- A framework for formally verifying hardware security modules to be free of hardware, software, and timing side-channel vulnerabilities 🔏☆33Updated 4 months ago
- ILA Model Database☆22Updated 4 years ago
- ☆14Updated last year
- Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…☆365Updated 2 months ago
- Various caches written in Verilog-HDL☆124Updated 10 years ago
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆54Updated 2 years ago
- This repository is meant to be a guide for building your own prefetcher for CPU caches and evaluating it, using ChampSim simulator☆36Updated 3 years ago