cis571 / lc4-labs
β19Updated last year
Alternatives and similar repositories for lc4-labs:
Users that are interested in lc4-labs are comparing it to the libraries listed below
- Recent papers related to hardware formal verification.β64Updated last year
- A core language for rule-based hardware design π¦β147Updated 4 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.β120Updated this week
- A Modeling and Verification Platform for SoCs using ILAsβ75Updated 8 months ago
- Optimizing compiler for Fully Homomorphic Encryption (FHE)β74Updated 7 months ago
- Homework assignments for CIS 4710/5710β19Updated 2 weeks ago
- We solve the two challenges architects face when designing heterogeneous processors with cache coherent shared memory. First, we develop β¦β17Updated 3 years ago
- β14Updated 3 months ago
- ILA Model Databaseβ22Updated 4 years ago
- β24Updated last year
- Time-sensitive affine types for predictable hardware generationβ140Updated 7 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesisβ52Updated 5 years ago
- β78Updated last year
- Microarchitecture implementation of the decoupled vector-fetch acceleratorβ150Updated last year
- Intel Homomorphic Encryption Acceleration Library for FPGAs, including open source implementation of FPGA kernels for accelerating NTT, Iβ¦β98Updated 2 years ago
- A modified version of McPAT for the COSSIM framework. The code is based on McPAT v1.3 and integrates with cgem5.β15Updated 2 years ago
- β25Updated 4 years ago
- Release of stream-specialization software/hardware stack.β120Updated last year
- Repo for code developed during the HEAT project (Homomorphic Encryption Applications Technology)β58Updated 4 years ago
- β34Updated 4 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".β198Updated 3 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAsβ165Updated last year
- β13Updated last year
- AutoSA: Polyhedral-Based Systolic Array Compilerβ211Updated 2 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore designβ¦β62Updated 8 months ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.β327Updated last month
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MITβ168Updated 7 months ago
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIRβ93Updated this week
- Implementation of TAGE Branch Predictor - currently considered state of the artβ39Updated 10 years ago
- Framework providing operating system abstractions and a range of shared networking (RDMA, TCP/IP) and memory services to common modern heβ¦β239Updated this week