cis571 / lc4-labsLinks
☆19Updated 2 years ago
Alternatives and similar repositories for lc4-labs
Users that are interested in lc4-labs are comparing it to the libraries listed below
Sorting:
- Parametric NTT/INTT Hardware Generator☆77Updated 4 years ago
- A modified version of McPAT for the COSSIM framework. The code is based on McPAT v1.3 and integrates with cgem5.☆17Updated 3 years ago
- ☆22Updated last year
- ☆35Updated last year
- processor for post-quantum cryptography☆17Updated 5 years ago
- Repo for code developed during the HEAT project (Homomorphic Encryption Applications Technology)☆62Updated 5 years ago
- Python implementations of various NTT/INTT and NTT-based polynomial multiplication algorithms☆37Updated 5 years ago
- ☆26Updated 2 years ago
- Optimized assembly implementations of crypto for the RV32I (RISC-V) architecture☆31Updated 5 years ago
- Griffinfly is COSIC's submission to the ZPRIZE competition under the category, Accelerating NTT Operations on an FPGA by Michiel Van Beir…☆11Updated 2 years ago
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆37Updated 3 years ago
- ☆25Updated 3 years ago
- ☆26Updated 5 years ago
- ☆43Updated last year
- Recent papers related to hardware formal verification.☆74Updated 2 years ago
- ☆27Updated 3 months ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆168Updated 2 years ago
- An integrated CGRA design framework☆91Updated 8 months ago
- Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…☆397Updated 7 months ago
- FPT: a Fixed-Point Accelerator for Torus Fully Homomorphic Encryption☆25Updated 2 months ago
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆68Updated 2 years ago
- A tool for checking the contract satisfaction for hardware designs☆11Updated 3 weeks ago
- Intel Homomorphic Encryption Acceleration Library for FPGAs, including open source implementation of FPGA kernels for accelerating NTT, I…☆106Updated 2 years ago
- Time-sensitive affine types for predictable hardware generation☆146Updated 3 weeks ago
- RISC-V Torture Test☆202Updated last year
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆139Updated 2 years ago
- ☆59Updated 4 years ago
- EDA wiki☆135Updated 3 weeks ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆15Updated 2 weeks ago
- Network on Chip Simulator☆292Updated last month