georgecatalin / Bare-metal-programming-from-ground-upLinks
Embedded System Bare-Metal Programming for the STM Nucleo 144 Family. Drivers for DMA,ADC,UART,TIMERS, GPIO,SPI,I2C,RTC,SysTick. No libraries used, only registry manipulation.
☆12Updated 5 months ago
Alternatives and similar repositories for Bare-metal-programming-from-ground-up
Users that are interested in Bare-metal-programming-from-ground-up are comparing it to the libraries listed below
Sorting:
- ☆69Updated 2 years ago
- Architecting and Building High Speed SoCs, published by Packt☆29Updated 2 years ago
- Code Repository for The FPGA Programming Handbook Second Edition, Published by Packt☆118Updated 8 months ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Updated 3 years ago
- A textbook on understanding system on chip design☆56Updated 6 months ago
- ☆15Updated 4 years ago
- Modern Computer Architecture and Organization, published by Packt☆204Updated 2 years ago
- Learn FPGA Programming, published by Packt☆202Updated last year
- Collect some IC specs for learning.☆20Updated last year
- PQR5ASM is a RISC-V Assembler compliant with RV32I☆19Updated 8 months ago
- A reference book on System-on-Chip Design☆37Updated 6 months ago
- An FPGA design project by Kais Kudrolli, Sohil Shah, and DongJoon Park for 18-545 at Carnegie Mellon University.☆10Updated 8 years ago
- Bare-Metal Embedded C Programming by Packt Publishing☆188Updated this week
- Graphical-Micro-Architecture-Simulator☆117Updated 6 months ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆146Updated 2 months ago
- VHDL course at Brno University of Technology☆124Updated 7 months ago
- ☆13Updated 10 months ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆280Updated 6 months ago
- An open-source 32-bit RISC-V soft-core processor☆41Updated 3 months ago
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆118Updated 2 months ago
- ☆12Updated 9 years ago
- Verilog and VHDL for book☆118Updated 2 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆129Updated 2 months ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆162Updated 4 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆65Updated last year
- This repository contains the codebase for Virtual FPGA Lab in Makerchip contributing as a participant in Google Summer of Code 2021, unde…☆233Updated 6 months ago
- This repository contains the design files of RISC-V Single Cycle Core☆66Updated 2 years ago
- ☆22Updated 5 years ago
- Simple 8-bit UART realization on Verilog HDL.☆111Updated last year
- A textbook on system on chip design using Arm Cortex-A☆40Updated 6 months ago