My collection of most popular and necessary algorithms (2017-...)
☆16Apr 9, 2018Updated 8 years ago
Alternatives and similar repositories for Algorithms
Users that are interested in Algorithms are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- GNURadio implementation of the lazy Viterbi algorithm☆13May 8, 2020Updated 6 years ago
- A mini development environment for developing and troubleshooting the Cypress PSoC Digital Filter Block☆10Mar 23, 2020Updated 6 years ago
- A tool for modeling FSMs by VHDL or Verilog☆14Updated this week
- Simple pin assignment generator for IC case☆19Feb 14, 2017Updated 9 years ago
- ☆11Jul 12, 2023Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- SystemVerilog package for reading, manipulating, and writing JSON-formatted data☆12Feb 19, 2022Updated 4 years ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- A simple logging framework for Matlab, built on top of SLF4J and Log4j☆11Mar 16, 2023Updated 3 years ago
- This asset allows you to set custom icons for any folder in unity project browser.☆14Dec 2, 2020Updated 5 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Quite OK image compression Verilog implementation☆24Nov 27, 2024Updated last year
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 9 years ago
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated 7 months ago
- Binary Coded Decimal. Research project for use with SQL_NUMERIC_STRUCT datatype☆13May 4, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated 2 months ago
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- ☆16Jul 15, 2026Updated 2 months ago
- Packed data structure specifications for multi-language hardware projects.☆17Jun 29, 2026Updated 2 months ago
- Формирование спецификации, перечня элементов и ведомости покупных изделий по ЕСКД из Altium и KiCad☆13Jun 18, 2025Updated last year
- command line tool for frequent amaranth HDL tasks (generate sources, show design)☆17Dec 27, 2021Updated 4 years ago
- Synchronous Slave FIFO Interface between Xilinx Spartan 3E and Cypress FX3☆15Mar 11, 2015Updated 11 years ago
- A tool for analysing the source-level static connectivity of a SystemVerilog design☆29Updated this week
- Testbenches for HDL projects☆23Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Репозиторий канала Verification For All☆15May 27, 2026Updated 3 months ago
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated 2 years ago
- ☆17Apr 14, 2026Updated 5 months ago
- Android app for gerber viewing☆19Jul 23, 2022Updated 4 years ago
- LiteX-based gateware for LimeSDR boards.☆22Updated this week
- SystemVerilog Logger☆19Apr 6, 2026Updated 5 months ago
- Suite of tools for noise analysis in Python☆17Sep 8, 2024Updated 2 years ago
- Compact chronogram editor for Windows☆21May 10, 2017Updated 9 years ago
- An advanced cross-platform serial port utility☆29Dec 28, 2025Updated 8 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Basic Simulink Blocks for modeling CDRs and PLLs☆17Apr 25, 2020Updated 6 years ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆16Jul 7, 2024Updated 2 years ago
- Capture data from multiple ADCs concurrently using an FPGA. Stream the captured data out over ethernet + UDP. Tested on the Spartan 6 XC6…☆18Dec 10, 2016Updated 9 years ago
- VerMFi: Verification tool for Masked implementations and Fault injection. Set of tools to evaluate resistance of secure hardware against …☆21Nov 18, 2019Updated 6 years ago
- GitHub release downloader☆22Sep 12, 2023Updated 3 years ago
- A Barrel design of RV32I☆22Jul 30, 2023Updated 3 years ago
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆22Jun 26, 2023Updated 3 years ago