My collection of most popular and necessary algorithms (2017-...)
☆16Apr 9, 2018Updated 8 years ago
Alternatives and similar repositories for Algorithms
Users that are interested in Algorithms are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- GNURadio implementation of the lazy Viterbi algorithm☆13May 8, 2020Updated 5 years ago
- A mini development environment for developing and troubleshooting the Cypress PSoC Digital Filter Block☆10Mar 23, 2020Updated 6 years ago
- A tool for modeling FSMs by VHDL or Verilog☆12Apr 24, 2026Updated last week
- ☆11Jul 12, 2023Updated 2 years ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Apr 19, 2026Updated last week
- This asset allows you to set custom icons for any folder in unity project browser.☆14Dec 2, 2020Updated 5 years ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆14Jul 7, 2024Updated last year
- Binary Coded Decimal. Research project for use with SQL_NUMERIC_STRUCT datatype☆13May 4, 2025Updated 11 months ago
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 8 years ago
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated 2 months ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆16Aug 24, 2024Updated last year
- ☆16Feb 5, 2026Updated 2 months ago
- LiteX-based gateware for LimeSDR boards.☆21Apr 24, 2026Updated last week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Basic Simulink Blocks for modeling CDRs and PLLs☆15Apr 25, 2020Updated 6 years ago
- ☆21Apr 15, 2026Updated 2 weeks ago
- Формирование спецификации, перечня элементов и ведомости покупных изделий по ЕСКД из Altium и KiCad☆13Jun 18, 2025Updated 10 months ago
- command line tool for frequent amaranth HDL tasks (generate sources, show design)☆18Dec 27, 2021Updated 4 years ago
- Synchronous Slave FIFO Interface between Xilinx Spartan 3E and Cypress FX3☆15Mar 11, 2015Updated 11 years ago
- licenseMonitor is used to check instant EDA license information.☆28Aug 11, 2025Updated 8 months ago
- ☆19Updated this week
- Quite OK image compression Verilog implementation☆23Nov 27, 2024Updated last year
- Testbenches for HDL projects☆23Apr 20, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Configurable and extensible logging for MATLAB applications☆19Aug 26, 2025Updated 8 months ago
- SystemVerilog Logger☆19Apr 6, 2026Updated 3 weeks ago
- Android app for gerber viewing☆18Jul 23, 2022Updated 3 years ago
- Compact chronogram editor for Windows☆21May 10, 2017Updated 8 years ago
- An advanced cross-platform serial port utility☆27Dec 28, 2025Updated 4 months ago
- GitHub release downloader☆22Sep 12, 2023Updated 2 years ago
- Python Frontend For VHDL And Verilog☆23Updated this week
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- ☆15Apr 14, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated 2 years ago
- Suite of tools for noise analysis in Python☆17Sep 8, 2024Updated last year
- A repo of basic Verilog/SystemVerilog modules useful in other circuits.☆21Nov 18, 2017Updated 8 years ago
- Capture data from multiple ADCs concurrently using an FPGA. Stream the captured data out over ethernet + UDP. Tested on the Spartan 6 XC6…☆17Dec 10, 2016Updated 9 years ago
- High quality and composable RTL libraries in SystemVerilog☆32Updated this week
- Revision Control Labs and Materials☆26Jan 23, 2018Updated 8 years ago
- Шаблон LaTeX для академических работ по ГОСТ 7.32-2017☆14Nov 22, 2020Updated 5 years ago