My collection of most popular and necessary algorithms (2017-...)
☆16Apr 9, 2018Updated 7 years ago
Alternatives and similar repositories for Algorithms
Users that are interested in Algorithms are comparing it to the libraries listed below
Sorting:
- ECM Factorization on CUDA-GPUs☆14Sep 29, 2020Updated 5 years ago
- Python bindings for a minimal subset of libsnark☆11May 22, 2022Updated 3 years ago
- A Python implementation of an algorithm for solving systems of diophantine equations☆15Sep 26, 2020Updated 5 years ago
- Fast prime factorization in Python☆25Apr 4, 2022Updated 3 years ago
- Pinocchio-based adaptive zk-SNARK and distributed computation☆18Dec 7, 2017Updated 8 years ago
- ☆27Oct 18, 2022Updated 3 years ago
- Describe elliptic curves☆35May 10, 2021Updated 4 years ago
- ☆26Jan 18, 2023Updated 3 years ago
- SDK for social seed recovery☆15Aug 5, 2019Updated 6 years ago
- A DFIR tool to extract cryptocoin addresses and other indicators of compromise from binaries.☆56Oct 17, 2023Updated 2 years ago
- Bounds on divsteps iterations in safegcd☆57Sep 30, 2024Updated last year
- A tool for modeling FSMs by VHDL or Verilog☆12Mar 12, 2026Updated last week
- A Toy Implementation in Python of [FV12]☆23Aug 16, 2023Updated 2 years ago
- Лабораторные работы по ЦОС (python)☆10Apr 28, 2025Updated 10 months ago
- Simple pin assignment generator for IC case☆19Feb 14, 2017Updated 9 years ago
- START HERE! Cross project collaboration and shared documentation.☆28Mar 9, 2026Updated last week
- ☆11Jul 12, 2023Updated 2 years ago
- A simple logging framework for Matlab, built on top of SLF4J and Log4j☆11Mar 16, 2023Updated 3 years ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jan 7, 2026Updated 2 months ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆14Jul 7, 2024Updated last year
- SystemVerilog package for reading, manipulating, and writing JSON-formatted data☆12Feb 19, 2022Updated 4 years ago
- A library for generating non-interactive proofs of knowledge without trusted setup☆31Mar 13, 2019Updated 7 years ago
- LiteX-based gateware for LimeSDR boards.☆19Mar 13, 2026Updated last week
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated last month
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆16Aug 24, 2024Updated last year
- Configurable and extensible logging for MATLAB applications☆18Aug 26, 2025Updated 6 months ago
- Basic Simulink Blocks for modeling CDRs and PLLs☆15Apr 25, 2020Updated 5 years ago
- ☆21Mar 12, 2026Updated last week
- Формирование спецификации, перечня элементов и ведомости покупных изделий по ЕСКД из Altium и KiCad☆12Jun 18, 2025Updated 9 months ago
- command line tool for frequent amaranth HDL tasks (generate sources, show design)☆18Dec 27, 2021Updated 4 years ago
- Advanced and fast log explorer with support to JSON files and columns☆21Jan 11, 2026Updated 2 months ago
- ☆18Jan 21, 2026Updated last month
- Quite OK image compression Verilog implementation☆23Nov 27, 2024Updated last year
- Testbenches for HDL projects☆22Updated this week
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- ☆15Apr 1, 2025Updated 11 months ago
- Suite of tools for noise analysis in Python☆17Sep 8, 2024Updated last year
- A Microsoft-SEAL-compatible implementation of homomorphic encryption targeting Azure Sphere and other embedded devices.☆55Jan 24, 2022Updated 4 years ago
- A repo of basic Verilog/SystemVerilog modules useful in other circuits.☆21Nov 18, 2017Updated 8 years ago