cs books
☆30Mar 6, 2019Updated 7 years ago
Alternatives and similar repositories for books-2
Users that are interested in books-2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- MegaRAC Open Redfish Framework☆15May 7, 2018Updated 7 years ago
- ☆17Apr 7, 2022Updated 4 years ago
- Learn how to create your own 32-bit system from scratch.☆14Feb 15, 2022Updated 4 years ago
- VGA LCD Core (OpenCores)☆15May 22, 2018Updated 7 years ago
- LDPC decoders for ARM processor☆12Jul 23, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- VHDL design for rotary encoder. Can be used accessed via digital signals or AXI interface.☆13Mar 24, 2017Updated 9 years ago
- 📦 System.IO.Ports library for .NET nanoFramework.☆11Updated this week
- Ampere Computing Openbmc☆18Feb 6, 2026Updated 2 months ago
- Riegel Computer☆17Jun 30, 2023Updated 2 years ago
- Simple project that demonstrates a Modbus device.☆11Jun 19, 2020Updated 5 years ago
- Learn and build GPU RTL from scratch☆20Aug 1, 2025Updated 9 months ago
- VHDL simulation model for PADAUK PDK microcontrollers☆21May 20, 2020Updated 5 years ago
- The SSE SIMD-based LDPC decoder described in the article "Efficient GPU and CPU-based LDPC decoders for long codewords" ( http://link.spr…☆11Nov 10, 2014Updated 11 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Efabless mpw7 submission☆15May 6, 2024Updated last year
- ASIC Design kit for Skywater 130 for use with mflowgen☆14Mar 12, 2023Updated 3 years ago
- ☆16Sep 14, 2023Updated 2 years ago
- Semantic kernel 通过 oneapi集成腾讯混元大模型 以及 LocalAI 集成本地大模型☆12Jan 25, 2024Updated 2 years ago
- A interface to communicate with a Yaskawa PLC using the Ethernet/IP protocol☆10May 3, 2021Updated 4 years ago
- ☆25Sep 29, 2025Updated 7 months ago
- Very small self-compiling cross compiler for a subset of C☆15Oct 28, 2025Updated 6 months ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated last year
- ☆11Jun 1, 2023Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012)☆13Jan 8, 2021Updated 5 years ago
- basic api for streaming data from the keyence LJV-7300 Line Scanner☆14Sep 20, 2016Updated 9 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆14Jul 23, 2020Updated 5 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- 本書內容改編自第15屆iThome鐵人賽AI & Data組佳作系列文章《30天內成為NLP大師：掌握關鍵工具和技巧》。本書從基礎理論到實務應用，詳細介紹了自然語言處理的發展過程及相關技術，且循序漸進解釋了AI中的數學原理，如線性代數、矩陣相乘及機率，並將這些理論應用於深度…☆13Nov 18, 2024Updated last year
- Grafana tutorial on operation, dashboards, alerts, and management.☆29Nov 25, 2025Updated 5 months ago
- Simple Python parser for extracting HDL (VHDL or Verilog) documentation☆24Mar 1, 2024Updated 2 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆23Oct 24, 2023Updated 2 years ago
- Rustによる三菱電機のSLMP (Seamless Message Protocol)クライアント☆12Nov 21, 2021Updated 4 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Playground for implementing LDPC codes on FPGA☆17Jan 1, 2023Updated 3 years ago
- Web interface for job information☆14Jul 23, 2020Updated 5 years ago
- 画中有话·基于azure chatgpt和dalle3的猜成语app☆10Jan 2, 2025Updated last year
- CORDIC VLSI-IP for deep learning activation functions☆15Jul 13, 2019Updated 6 years ago
- Project of Addison Elliott and Dan Ashbaugh to create IC layout of 32-bit custom CPU used in teaching digital design at SIUE.☆14Nov 29, 2018Updated 7 years ago
- A low level simulator for NAND Flash controller with read, write and erase operations with flash translation layer (FTL) for page allocat…☆17Sep 21, 2019Updated 6 years ago
- Exploring the Ed25519 (FPGA) design space.☆18Nov 23, 2017Updated 8 years ago