bobbl / punyccLinks
Very small self-compiling cross compiler for a subset of C
☆11Updated 10 months ago
Alternatives and similar repositories for punycc
Users that are interested in punycc are comparing it to the libraries listed below
Sorting:
- One Page CPU Project - CPU, Assembler & Emulator each in a single page of code☆82Updated last year
- Minimal assembler and ecosystem for bare-metal RISC-V development☆53Updated last year
- Hardware/Software Co-design environment of a processor core for deterministic real time systems☆38Updated last year
- Standalone C compiler for RISC-V and ARM☆87Updated last year
- Bare-metal Forth implementation for RISC-V☆54Updated last year
- Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).☆53Updated 2 years ago
- eForth for the j1 simulator and actual J1 FPGAs☆35Updated 10 years ago
- ☆17Updated 4 years ago
- Minimal microprocessor☆21Updated 8 years ago
- A very simple RISC-V ISA emulator.☆38Updated 4 years ago
- ☆51Updated 8 years ago
- A bit-serial CPU☆19Updated 5 years ago
- A user-expandable micro-computer system that runs on an FPGA development board and includes the FORTH software language. The system is cu…☆28Updated 7 months ago
- A RISC-V VP with SUBLEQ microcode☆11Updated 2 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆53Updated 4 years ago
- A blinky project for the ULX3S v3.0.3 FPGA board☆17Updated 6 years ago
- Verilog sources for simple 6502 computer.☆27Updated 5 years ago
- An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one☆52Updated last month
- A design for TinyTapeout☆16Updated 2 years ago
- Reusable Verilog 2005 components for FPGA designs☆45Updated 4 months ago
- Forth for the J1-CPU☆19Updated 8 years ago
- 32-Bit RISC microprocessor system for FPGA boards☆37Updated 7 months ago
- A self-hosting Forth for J1-style CPUs☆28Updated last year
- A re-creation of a Cosmac ELF computer, Coded in SpinalHDL☆42Updated 4 years ago
- Verilog re-implementation of the famous CAPCOM arcade game☆29Updated 6 years ago
- Forth for RISC-V SBCs☆32Updated last week
- A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA☆24Updated last year
- Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…☆69Updated last week
- Optimized RISC-V FP emulation for 32-bit processors☆34Updated 4 years ago
- Xinu OS for STM32☆23Updated last year