Alternatives and similar repositories for punycc

Users that are interested in punycc are comparing it to the libraries listed below

• samawati / j1eforth
  eForth for the j1 simulator and actual J1 FPGAs
  ☆38Updated 10 years ago
• revaldinho / opc
  One Page CPU Project - CPU, Assembler & Emulator each in a single page of code
  ☆83Updated last year
• DoctorWkt / CSCv2
  Version 2 of my Crazy Small CPU
  ☆76Updated 7 years ago
• theandrew168 / derzforth
  Bare-metal Forth implementation for RISC-V
  ☆59Updated 2 years ago
• microCore-VHDL / microCore
  Hardware/Software Co-design environment of a processor core for deterministic real time systems
  ☆38Updated 2 years ago
• mausimus / rvcc
  Standalone C compiler for RISC-V and ARM
  ☆98Updated last year
• sellicott / tcc-riscv32
  Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…
  ☆73Updated last month
• howerj / lfsr-vhdl
  An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one
  ☆54Updated 8 months ago
• Anding / N.I.G.E.-Machine
  A user-expandable micro-computer system that runs on an FPGA development board and includes the FORTH software language. The system is cu…
  ☆28Updated 4 months ago
• aw / fiveforths
  32-bit RISC-V Forth for microcontrollers
  ☆89Updated 11 months ago
• bradleyeckert / chad
  A self-hosting Forth for J1-style CPUs
  ☆27Updated 2 years ago
• x653 / xv6-riscv-fpga
  Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).
  ☆60Updated 2 years ago
• dmsc / my6502
  Verilog sources for simple 6502 computer.
  ☆28Updated 5 years ago
• jbush001 / MiteCPU
  Minimal microprocessor
  ☆21Updated 8 years ago
• zylin / zpugcc
  ☆54Updated 8 years ago
• howerj / bit-serial
  A bit-serial CPU written in VHDL, with a simulator written in C.
  ☆135Updated last year
• ikotler / pinky8bitcpu
  Pinky (8-bit CPU) written in Verilog and an Assembler written in Python 3
  ☆19Updated 7 years ago
• zuloloxi / mecrisp-ice
  http://mecrisp.sourceforge.net/ Mecrisp-Ice is an enhanced version of Swapforth and the J1a stack processor by James Bowman, featuring th…
  ☆30Updated 9 years ago
• nand2mario / z8086
  8086 FPGA core running original microcode
  ☆65Updated last month
• theandrew168 / bronzebeard
  Minimal assembler and ecosystem for bare-metal RISC-V development
  ☆56Updated 2 years ago
• sy2002 / QNICE-FPGA
  QNICE-FPGA is a 16-bit computer system for recreational programming built as a fully-fledged System-on-a-Chip in portable VHDL.
  ☆76Updated last year
• hamsternz / emulate-risc-v
  A very simple RISC-V ISA emulator.
  ☆39Updated 5 years ago
• Johnlon / spam-1
  Home Brew 8 Bit CPU Hardware Implementation including a Verilog simulation, an assembler, a "C" Compiler and this repo also contains my r…
  ☆70Updated 2 years ago
• jamesbowman / j1
  The J1 CPU
  ☆173Updated 5 years ago
• emard / oberon
  ☆18Updated 5 years ago
• michg / riscv32_lcc
  ☆11Updated 5 years ago
• BAN-AI-Communications / uckermit
  uckermit: μC‑Kermit (μCKermit, micro‑C‑Kermit, microkermit) is a minimalistic Kermit implementation for small, embedded, or resource cons…
  ☆20Updated 2 months ago
• xorvoid / otcc_deobfuscated
  OTCC Deobfuscated and Explained
  ☆41Updated 2 years ago
• mcmenaminadrian / riscyforth
  Forth for RISC-V SBCs
  ☆33Updated 6 months ago
• DoctorWkt / smallc
  Derivative of Ron Cain's Small C Compiler
  ☆14Updated 6 years ago