bobbl / punycc
Very small self-compiling cross compiler for a subset of C
☆11Updated 5 months ago
Alternatives and similar repositories for punycc:
Users that are interested in punycc are comparing it to the libraries listed below
- A very simple RISC-V ISA emulator.☆37Updated 4 years ago
- Minimal microprocessor☆20Updated 7 years ago
- eForth for the j1 simulator and actual J1 FPGAs☆34Updated 9 years ago
- Optimized RISC-V FP emulation for 32-bit processors☆31Updated 3 years ago
- A design for TinyTapeout☆15Updated 2 years ago
- Standalone C compiler for RISC-V and ARM☆80Updated 9 months ago
- Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).☆43Updated last year
- Lightweight 8086 simulator for running ELKS and DOS programs☆18Updated last year
- OTCC Deobfuscated and Explained☆37Updated last year
- J-Core J2/J32 5 stage pipeline CPU core☆50Updated 4 years ago
- The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)☆10Updated 9 years ago
- RISC-V implementation of RV32I for FPGA board Tang Nano 9K utilizing on-board burst PSRAM, flash and SD card☆25Updated this week
- Reusable Verilog 2005 components for FPGA designs☆40Updated last year
- ☆17Updated 4 years ago
- A blinky project for the ULX3S v3.0.3 FPGA board☆16Updated 6 years ago
- Verilog re-implementation of the famous CAPCOM arcade game☆28Updated 6 years ago
- Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…☆64Updated last year
- One Page CPU Project - CPU, Assembler & Emulator each in a single page of code☆82Updated 7 months ago
- 16 bit RISC-V proof of concept☆22Updated 5 months ago
- Port of MIT's xv6 OS to 32 bit RISC V☆34Updated 2 years ago
- RISC-V Playground on Nandland Go☆16Updated last year
- Verilog sources for simple 6502 computer.☆25Updated 4 years ago
- Network based loader and flasher for Pano G2 devices☆15Updated last year
- Hardware/Software Co-design environment of a processor core for deterministic real time systems☆37Updated last year
- Simulations and designs for bit serial ALU implemented in TTL circuitry. Also bit serial cpu architectures - all simulated using H. Neem…☆11Updated 2 years ago
- S3GA: a simple scalable serial FPGA☆10Updated 2 years ago
- RISC-V machine code monitor☆34Updated this week
- Xinu OS for STM32☆21Updated last year
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Updated 2 years ago
- FLIX-V: FPGA, Linux and RISC-V☆41Updated last year