bobbl / punyccLinks
Very small self-compiling cross compiler for a subset of C
☆11Updated 8 months ago
Alternatives and similar repositories for punycc
Users that are interested in punycc are comparing it to the libraries listed below
Sorting:
- One Page CPU Project - CPU, Assembler & Emulator each in a single page of code☆82Updated 10 months ago
- A user-expandable micro-computer system that runs on an FPGA development board and includes the FORTH software language. The system is cu…☆28Updated 6 months ago
- eForth for the j1 simulator and actual J1 FPGAs☆35Updated 10 years ago
- A blinky project for the ULX3S v3.0.3 FPGA board☆16Updated 6 years ago
- A design for TinyTapeout☆16Updated 2 years ago
- A bit-serial CPU☆19Updated 5 years ago
- A very simple RISC-V ISA emulator.☆37Updated 4 years ago
- Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).☆50Updated 2 years ago
- Minimal microprocessor☆20Updated 7 years ago
- ☆17Updated 4 years ago
- A re-creation of a Cosmac ELF computer, Coded in SpinalHDL☆41Updated 4 years ago
- QQSPI Pmod-compatible 32MB PSRAM module☆15Updated last year
- An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one☆39Updated this week
- Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…☆69Updated last week
- mystorm sram test☆27Updated 7 years ago
- FPGA raycaster engine written in verilog☆11Updated 6 years ago
- Forth for the J1-CPU☆19Updated 8 years ago
- Verilog sources for simple 6502 computer.☆27Updated 5 years ago
- This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL☆20Updated 5 years ago
- A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA☆24Updated last year
- Reusable Verilog 2005 components for FPGA designs☆43Updated 3 months ago
- ☆51Updated 8 years ago
- 🔌 CPU86 - Free VHDL CPU8088 IP core - ported to Papilio and Max1000 FPGA☆44Updated 5 months ago
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Updated 2 years ago
- Hardware/Software Co-design environment of a processor core for deterministic real time systems☆38Updated last year
- VGA-compatible text mode functionality☆17Updated 5 years ago
- Simulations and designs for bit serial ALU implemented in TTL circuitry. Also bit serial cpu architectures - all simulated using H. Neem…☆11Updated 2 years ago
- ☆74Updated 2 weeks ago
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆12Updated 3 months ago
- J-Core J2/J32 5 stage pipeline CPU core☆53Updated 4 years ago