bobbl / punyccLinks
Very small self-compiling cross compiler for a subset of C
☆11Updated 9 months ago
Alternatives and similar repositories for punycc
Users that are interested in punycc are comparing it to the libraries listed below
Sorting:
- One Page CPU Project - CPU, Assembler & Emulator each in a single page of code☆82Updated 11 months ago
- A user-expandable micro-computer system that runs on an FPGA development board and includes the FORTH software language. The system is cu…☆28Updated 6 months ago
- eForth for the j1 simulator and actual J1 FPGAs☆35Updated 10 years ago
- Minimal microprocessor☆20Updated 7 years ago
- A bit-serial CPU☆19Updated 5 years ago
- A design for TinyTapeout☆16Updated 2 years ago
- ☆51Updated 8 years ago
- A very simple RISC-V ISA emulator.☆37Updated 4 years ago
- ☆17Updated 4 years ago
- A blinky project for the ULX3S v3.0.3 FPGA board☆17Updated 6 years ago
- Reusable Verilog 2005 components for FPGA designs☆44Updated 4 months ago
- Simulations and designs for bit serial ALU implemented in TTL circuitry. Also bit serial cpu architectures - all simulated using H. Neem…☆11Updated 2 years ago
- OTCC Deobfuscated and Explained☆39Updated 2 years ago
- Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).☆52Updated 2 years ago
- Standalone C compiler for RISC-V and ARM☆87Updated last year
- A PicoRV32 SoC for the TinyFPGA BX with peripherals designed for building games☆22Updated 6 years ago
- Small Portable Forth☆12Updated 5 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆53Updated 4 years ago
- Learn how to create your own 32-bit system from scratch.☆13Updated 3 years ago
- Hardware/Software Co-design environment of a processor core for deterministic real time systems☆38Updated last year
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- A self-hosting Forth for J1-style CPUs☆28Updated last year
- The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)☆10Updated 9 years ago
- Forth for RISC-V SBCs☆32Updated 6 months ago
- Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…☆69Updated 3 weeks ago
- Bare-metal Forth implementation for RISC-V☆52Updated last year
- FPGA based PDP-11 cpu☆18Updated 9 years ago
- Register Allocator for 8086☆75Updated last year
- An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one☆49Updated 2 weeks ago