fastmachinelearning / example-modelsLinks
☆20Updated 2 months ago
Alternatives and similar repositories for example-models
Users that are interested in example-models are comparing it to the libraries listed below
Sorting:
- PYNQ Composabe Overlays☆73Updated last year
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- DPU on PYNQ☆224Updated last year
- Board files to build Ultra 96 PYNQ image☆155Updated 7 months ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆105Updated 7 years ago
- ☆118Updated 4 years ago
- ☆108Updated 6 years ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆58Updated 5 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆74Updated last year
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆29Updated 8 months ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆53Updated 6 years ago
- Kria Vitis platforms and overlays☆103Updated 2 months ago
- ☆129Updated last month
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆84Updated 2 years ago
- HLS & hls4ml Tutorial☆10Updated 4 years ago
- Integration on PL side of Zynq7000 for PYNQ framework of common industrial devices (GPIO, I2C, SPI and UART)☆38Updated 4 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆104Updated 2 years ago
- A multi-board Extended Kalman Filter (EKF)☆32Updated 6 years ago
- Zynq-7000 DPU TRD☆45Updated 6 years ago
- OpenCL HLS based CNN Accelerator on Intel DE10 Nano FPGA.☆79Updated last year
- A novel FPGA-based intent recognition systemutilizing deep recurrent neural networks☆24Updated 3 years ago
- Dataflow QNN inference accelerator examples on FPGAs☆222Updated 3 months ago
- ☆94Updated last year
- Resource Utilization and Latency Estimation for ML on FPGA.☆14Updated this week
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆44Updated last year
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 3 years ago
- ☆89Updated 5 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆46Updated 5 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆69Updated 6 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆30Updated 5 years ago