Alternatives and similar repositories for antikernel:

Users that are interested in antikernel are comparing it to the libraries listed below

• whitequark / Boneless-CPU
  Resource-efficient 16-bit CPU architecture for FPGA control plane
  ☆96Updated 2 months ago
• nitram2342 / degate
  Open source software for chip reverse engineering.
  ☆168Updated 4 years ago
• CTSRD-CHERI / beri
  The BERI and CHERI processor and hardware platform
  ☆50Updated 8 years ago
• mrisc32 / mrisc32
  MRSIC32 ISA documentation and development
  ☆90Updated last year
• cliffordwolf / icotools
  Tools and Examples for IcoBoard
  ☆80Updated 3 years ago
• cliffordwolf / xbitmanip
  RISC-V XBitmanip Extension
  ☆27Updated 6 years ago
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆84Updated 5 years ago
• cseed / cynth
  a simple C-to-Verilog compiler
  ☆48Updated 8 years ago
• knielsen / ice40_viewer
  ☆59Updated last year
• azonenberg / openfpga
  Open FPGA tools
  ☆259Updated 5 years ago
• atgreen / moxie-cores
  Moxie-compatible core repository
  ☆46Updated last year
• m-labs / misoc
  The original high performance and small footprint system-on-chip based on Migen™
  ☆326Updated last month
• SRI-CSL / l3riscv
  An executable specification of the RISCV ISA in L3.
  ☆42Updated 6 years ago
• combinatorylogic / soc
  An experimental System-on-Chip with a custom compiler toolchain.
  ☆60Updated 5 years ago
• riscvarchive / ISA_Formal_Spec_Public_Review
  Locus site for Public Review of Several RISC-V ISA Formal Specs
  ☆73Updated 4 years ago
• betrusted-io / betrusted-soc
  Betrusted main SoC design
  ☆142Updated last year
• cornell-brg / pydgin
  A (Py)thon (D)SL for (G)enerating (In)struction set simulators.
  ☆165Updated 7 years ago
• gatecat / prjoxide
  Documenting Lattice's 28nm FPGA parts
  ☆142Updated last year
• grahamedgecombe / icicle
  32-bit RISC-V system on chip for iCE40 FPGAs
  ☆305Updated last year
• stacksmith / fpgasm
  FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)
  ☆53Updated 3 years ago
• Wolfgang-Spraul / fpgatools
  public domain tools for FPGAs
  ☆327Updated 8 years ago
• lowRISC / lowrisc-fpga
  Untethered (stand-alone) FPGA implementation of the lowRISC SoC
  ☆55Updated 5 years ago
• onchipuis / mriscvcore
  A 32-bit RISC-V processor for mriscv project
  ☆58Updated 7 years ago
• jamesbowman / j1
  The J1 CPU
  ☆167Updated 4 years ago
• zhemao / ez8
  The Easy 8-bit Processor
  ☆183Updated 10 years ago
• atgreen / ggx
  How To Retarget the GNU Toolchain in 21 Patches
  ☆83Updated 10 years ago
• jamesbowman / swapforth
  Swapforth is a cross-platform ANS Forth
  ☆288Updated last year
• standardsemiconductor / lion
  Where Lions Roam: RISC-V on the VELDT
  ☆259Updated 9 months ago
• haojunliu / OpenFPGA
  OpenFPGA
  ☆33Updated 7 years ago
• jamieiles / oldland-cpu
  Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools
  ☆124Updated 9 years ago