azonenberg / antikernelLinks
The Antikernel operating system project
☆121Updated 5 years ago
Alternatives and similar repositories for antikernel
Users that are interested in antikernel are comparing it to the libraries listed below
Sorting:
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆96Updated 3 months ago
- Open FPGA tools☆259Updated 5 years ago
- Open source software for chip reverse engineering.☆169Updated 4 years ago
- The BERI and CHERI processor and hardware platform☆50Updated 8 years ago
- a simple C-to-Verilog compiler☆48Updated 8 years ago
- An executable specification of the RISCV ISA in L3.☆42Updated 6 years ago
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆73Updated 4 years ago
- RISC-V XBitmanip Extension☆26Updated 6 years ago
- ☆91Updated 5 years ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆84Updated 5 years ago
- Tools and Examples for IcoBoard☆80Updated 3 years ago
- ☆60Updated last year
- Moxie-compatible core repository☆46Updated last year
- A Qt5 based free VLSI development tool☆30Updated 6 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆306Updated 2 years ago
- The original high performance and small footprint system-on-chip based on Migen™☆328Updated 3 weeks ago
- A 32-bit RISC-V processor for mriscv project☆58Updated 7 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- Betrusted main SoC design☆142Updated last year
- Documenting Lattice's 28nm FPGA parts☆143Updated last year
- An experimental System-on-Chip with a custom compiler toolchain.☆60Updated 5 years ago
- public domain tools for FPGAs☆327Updated 8 years ago
- 1st Testwafer for LibreSilicon☆28Updated 5 years ago
- 64-bit MISC Architecture CPU☆12Updated 8 years ago
- The Zylin ZPU☆243Updated 10 years ago
- MRSIC32 ISA documentation and development☆90Updated last year
- A (Py)thon (D)SL for (G)enerating (In)struction set simulators.☆165Updated 7 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- OpenFPGA☆34Updated 7 years ago
- Copyleftist's Standard Cell Library☆99Updated last year