Alternatives and similar repositories for antikernel

Users that are interested in antikernel are comparing it to the libraries listed below

• whitequark / Boneless-CPU
  Resource-efficient 16-bit CPU architecture for FPGA control plane
  ☆96Updated 8 months ago
• cseed / cynth
  a simple C-to-Verilog compiler
  ☆51Updated 8 years ago
• CTSRD-CHERI / beri
  The BERI and CHERI processor and hardware platform
  ☆49Updated 8 years ago
• azonenberg / openfpga
  Open FPGA tools
  ☆259Updated 5 years ago
• nitram2342 / degate
  Open source software for chip reverse engineering.
  ☆171Updated 5 years ago
• atgreen / moxie-cores
  Moxie-compatible core repository
  ☆47Updated 2 months ago
• betrusted-io / betrusted-soc
  Betrusted main SoC design
  ☆148Updated 3 months ago
• SRI-CSL / l3riscv
  An executable specification of the RISCV ISA in L3.
  ☆41Updated 6 years ago
• combinatorylogic / soc
  An experimental System-on-Chip with a custom compiler toolchain.
  ☆60Updated 5 years ago
• mrisc32 / mrisc32
  MRSIC32 ISA documentation and development
  ☆91Updated 2 years ago
• libresilicon / process
  ☆91Updated 6 years ago
• cornell-brg / pydgin
  A (Py)thon (D)SL for (G)enerating (In)struction set simulators.
  ☆167Updated 7 years ago
• riscvarchive / ISA_Formal_Spec_Public_Review
  Locus site for Public Review of Several RISC-V ISA Formal Specs
  ☆75Updated 5 years ago
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆86Updated 5 years ago
• zhemao / ez8
  The Easy 8-bit Processor
  ☆184Updated 11 years ago
• Wolfgang-Spraul / fpgatools
  public domain tools for FPGAs
  ☆330Updated 8 years ago
• ZipCPU / zbasic
  A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems
  ☆44Updated 3 years ago
• cliffordwolf / xbitmanip
  RISC-V XBitmanip Extension
  ☆25Updated 6 years ago
• knielsen / ice40_viewer
  ☆61Updated 2 years ago
• JohnDRO / Golirev-IDE
  An online Verilog IDE based on YosysJS.
  ☆24Updated 9 years ago
• keystone-enclave / riscv-pk
  Security monitor for Keystone Enclave (mirror of riscv-pk). Will be deprecated when openSBI port is ready
  ☆35Updated 4 years ago
• stacksmith / fpgasm
  FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)
  ☆53Updated 4 years ago
• ujamjar / hardcaml-riscv
  RISC-V instruction set CPUs in HardCaml
  ☆15Updated 9 years ago
• cliffordwolf / icotools
  Tools and Examples for IcoBoard
  ☆80Updated 4 years ago
• betrusted-io / betrusted-ec
  Betrusted embedded controller (UP5K)
  ☆48Updated last year
• leviathanch / qtflow
  A Qt5 based free VLSI development tool
  ☆31Updated 7 years ago
• lowRISC / lowrisc-fpga
  Untethered (stand-alone) FPGA implementation of the lowRISC SoC
  ☆55Updated 6 years ago
• KestrelComputer / S64X7
  64-bit MISC Architecture CPU
  ☆12Updated 8 years ago
• zylin / zpu
  The Zylin ZPU
  ☆244Updated 10 years ago
• im-tomu / foboot
  Bootloader for Fomu
  ☆103Updated 2 years ago