spcl / redmarkLinks
ReDMArk: Bypassing RDMA Security Mechanisms.
☆41Updated 4 years ago
Alternatives and similar repositories for redmark
Users that are interested in redmark are comparing it to the libraries listed below
Sorting:
- Pythia is a set of RDMA-based remote side-channel attacks. USENIX Security 2019.☆28Updated 4 years ago
- Flexible, high-performance TCP offload to SmartNICs using fine-grained parallelism☆58Updated 3 years ago
- A rust-based benchmark for BlueField SmartNICs.☆29Updated 2 years ago
- Benchmark Test Suite for RDMA Networks☆56Updated 2 years ago
- Clio, ASPLOS'22.☆78Updated 3 years ago
- Reexamining Direct Cache Access to Optimize I/O Intensive Applications for Multi-hundred-gigabit Networks☆97Updated 4 years ago
- Arbitrary offloads for RDMA NICs☆97Updated 3 years ago
- An infrastructure for inline acceleration of network applications☆30Updated 3 years ago
- Benchmark Suite for RDMA Performance Isolation☆40Updated 2 years ago
- Ensō is a high-performance streaming interface for NIC-application communication.☆75Updated 3 weeks ago
- VANS: A validated NVRAM simulator☆27Updated last year
- RackSched: A Microsecond-Scale Scheduler for Rack-Scale Computers☆24Updated 4 years ago
- Prefetching and efficient data path for memory disaggregation☆68Updated 5 years ago
- https://rs3lab.github.io/SynCord/☆25Updated 2 years ago
- Hermit: Low-Latency, High-Throughput, and Transparent Remote Memory via Feedback-Directed Asynchrony☆34Updated last year
- A collection of tools, code, and documentation to understand the host network on real server hardware.☆41Updated 10 months ago
- ☆17Updated last year
- Accel-config / libaccel-config☆68Updated 2 months ago
- Programming system for NIC-accelerated network applications☆28Updated 6 years ago
- MIND: In-Network Memory Management for Disaggregated Data Centers☆43Updated 2 months ago
- Fastswap, a fast swap system for far memory through RDMA☆81Updated last year
- Cluster Far Mem, framework to execute single job and multi job experiments using fastswap☆21Updated last year
- ☆27Updated 3 years ago
- Skyloft: A General High-Efficient Scheduling Framework in User Space (SOSP 2024)☆35Updated last year
- ☆60Updated 4 years ago
- IRN's packet processing logic synthesized using Xilinx Vivado HLS☆23Updated 6 years ago
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆50Updated last year
- [USENIX ATC 2021] Exploring the Design Space of Page Management for Multi-Tiered Memory Systems☆47Updated 3 years ago
- ☆69Updated 3 years ago
- Johnny Cache: the End of DRAM Cache Conflicts (in Tiered Main Memory Systems)☆19Updated 2 years ago