ReDMArk: Bypassing RDMA Security Mechanisms.
☆42Oct 19, 2020Updated 5 years ago
Alternatives and similar repositories for redmark
Users that are interested in redmark are comparing it to the libraries listed below
Sorting:
- ☆27Dec 20, 2021Updated 4 years ago
- Pythia is a set of RDMA-based remote side-channel attacks. USENIX Security 2019.☆30Oct 24, 2020Updated 5 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- Justitia provides RDMA isolation between applications with diverse requirements.☆43May 25, 2022Updated 3 years ago
- ☆14Sep 27, 2021Updated 4 years ago
- Prefetching and efficient data path for memory disaggregation☆69Jul 16, 2020Updated 5 years ago
- ☆53Feb 1, 2026Updated 3 weeks ago
- Fastswap, a fast swap system for far memory through RDMA☆85Nov 19, 2023Updated 2 years ago
- The accelerometer analytical model published in ASPLOS 2020 (Accelerometer: Understanding Acceleration Opportunities forData Center Overh…☆16Jan 18, 2020Updated 6 years ago
- Cluster Far Mem, framework to execute single job and multi job experiments using fastswap☆21Jan 12, 2024Updated 2 years ago
- A Memory-Disaggregated Managed Runtime.☆67Aug 28, 2021Updated 4 years ago
- ☆20Jul 7, 2017Updated 8 years ago
- Vijos: Vijos Isn't Just an Operating System☆10May 31, 2020Updated 5 years ago
- FPGA-based HyperLogLog Accelerator☆12Jul 13, 2020Updated 5 years ago
- Towards Hardware and Software Continuous Integration☆13Jun 8, 2020Updated 5 years ago
- ☆11Oct 21, 2023Updated 2 years ago
- Lumina is a user-friendly tool to test the correctness and performance of hardware network stacks.☆29Jan 8, 2024Updated 2 years ago
- ☆68May 1, 2017Updated 8 years ago
- ☆70Feb 13, 2022Updated 4 years ago
- ☆13Jul 25, 2024Updated last year
- ☆13Mar 29, 2019Updated 6 years ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆14Updated this week
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Aug 2, 2019Updated 6 years ago
- ☆20Jun 6, 2022Updated 3 years ago
- Source code of paper "Probabilistic Profiling of Stateful Data Planes for Adversarial Testing"☆12Apr 19, 2021Updated 4 years ago
- BiSUNA framework specialized to compile for the Xilinx Alveo U50☆13Dec 3, 2020Updated 5 years ago
- ☆14Feb 14, 2022Updated 4 years ago
- A Rocket-Chip with a Dynamically Randomized LLC☆13Sep 18, 2024Updated last year
- A 3d printed case design for Lichee Pi 4A☆11May 13, 2023Updated 2 years ago
- LITE Kernel RDMA Support for Datacenter Applications. SOSP 2017.☆111Jul 9, 2020Updated 5 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆28Jun 25, 2025Updated 8 months ago
- Hydra adds resilience and high availability to remote memory solutions.☆33Feb 22, 2022Updated 4 years ago
- A framework to understand RDMA☆408Oct 12, 2023Updated 2 years ago
- SpV8 is a SpMV kernel written in AVX-512. Artifact for our SpV8 paper @ DAC '21.☆29Mar 16, 2021Updated 4 years ago
- ☆31May 23, 2024Updated last year
- ☆31May 1, 2022Updated 3 years ago
- My DAC '21 work open-sourced.☆14Feb 25, 2021Updated 5 years ago
- User-mode trap-and-emulate hypervisor for RISC-V☆14Feb 11, 2022Updated 4 years ago
- Let's discover a new world. — Edit☆10Jan 6, 2017Updated 9 years ago