LTE Turbo Decoder using BCJR algorithm
☆10Apr 8, 2018Updated 7 years ago
Alternatives and similar repositories for turbo_decoder
Users that are interested in turbo_decoder are comparing it to the libraries listed below
Sorting:
- Turbo coder and decoder☆12Oct 11, 2023Updated 2 years ago
- SIMD-LDPC based on 5G New Radio supporting SSE, AVX2 and AVX512.☆15Mar 30, 2019Updated 6 years ago
- The FPGA design for the FreeSRP's Artix 7 FPGA☆26Apr 12, 2017Updated 8 years ago
- A Template repo to speed up your Unreal Engine development☆12Mar 22, 2021Updated 4 years ago
- TurboFEC - SIMD vectorized LTE turbo and convolutional encoders and decoders☆92May 10, 2023Updated 2 years ago
- 10 MHz 3 channel distribution amplifier and low pass filter designed to integrate in a BG7TBL GPSDO☆11Nov 11, 2021Updated 4 years ago
- Script for decoding raw bayer images (e.g. raw8, raw10, raw12, raw16).☆12Feb 7, 2023Updated 3 years ago
- ☆11May 27, 2014Updated 11 years ago
- A 3'rd party battery pack for OWON EDS102C Oscilloscope.☆10Oct 15, 2020Updated 5 years ago
- Demo SoC☆10Oct 17, 2023Updated 2 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆13Aug 12, 2020Updated 5 years ago
- The codes for the paper "Channel Estimation in Broadband Millimeter Wave MIMO Systems with Few-Bit ADCs"☆13Jun 10, 2019Updated 6 years ago
- We made ISAC radar using Zedboard and AD9361, by receiving the transmitted chirp signals, calculating the autocorrelation and FFT to get …☆19Jan 11, 2025Updated last year
- The open source distributed web search engine that searches by meaning.☆14Aug 14, 2023Updated 2 years ago
- ☆12Mar 21, 2023Updated 2 years ago
- The algorithm makes a depth map from a stereo cam and uses this depth map to command a UAV to change velocities to avoid obstacles in an …☆13Apr 21, 2020Updated 5 years ago
- A Global Positioning System (GPS) Disciplined Oscillator (DO)☆16Jan 3, 2021Updated 5 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Jul 23, 2020Updated 5 years ago
- PlutoSDR Firmware☆11Apr 26, 2018Updated 7 years ago
- usrp stream program, single channel dsp with CUDA, single channel dsp without CUDA (for comparison)☆14Aug 31, 2017Updated 8 years ago
- A MATLAB toolbox for simulating multi-channel communications.☆16Jun 4, 2025Updated 8 months ago
- CUDA optimized Path Tracer☆11Dec 23, 2018Updated 7 years ago
- RMW implementation for EmbeddedRTPS middleware☆16Apr 21, 2023Updated 2 years ago
- YMODEM library based on STM32 HAL. Writes to a sector of STM32 onboard flash.☆13Jul 13, 2022Updated 3 years ago
- SISO vector decoder for IRA-LDPC codes in VHDL☆12Oct 18, 2022Updated 3 years ago
- port "gps sdr sim" to widnows and make it easy to use☆15Oct 2, 2025Updated 5 months ago
- Osmocom DSP utility function library; mirrored from https://gitea.osmocom.org/sdr/libosmo-dsp☆14Jun 24, 2025Updated 8 months ago
- These codes are for the paper that published on IEEE COMML: F. Liu, X. Shang, Y. Cheng and G. Zhang, "Computationally Efficient Maximum …☆10Apr 15, 2022Updated 3 years ago
- Matlab simulations of the encoder and decoder for the LTE turbo code from 3GPP Release 15☆61Mar 11, 2021Updated 4 years ago
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆224Apr 29, 2025Updated 10 months ago
- Phased Array Radar☆12Aug 15, 2012Updated 13 years ago
- Terminal Menu For Python Development☆11Oct 17, 2024Updated last year
- Linux driver for Semtech SX126x series☆14Jan 6, 2021Updated 5 years ago
- SystemVerilog package for reading, manipulating, and writing JSON-formatted data☆12Feb 19, 2022Updated 4 years ago
- uiomem is a Linux device driver for accessing a memory area outside the Linux Kernel management from user space.☆13Dec 1, 2025Updated 3 months ago
- ☆17Sep 5, 2025Updated 5 months ago
- ☆13Oct 14, 2021Updated 4 years ago
- Implementation of hardware cores—including encryption, PRNGs, DSP modules, and accelerators—developed in pure Verilog for reference. Each…☆47Dec 29, 2025Updated 2 months ago