intel / tiny-tensor-compiler
☆15Updated this week
Alternatives and similar repositories for tiny-tensor-compiler
Users that are interested in tiny-tensor-compiler are comparing it to the libraries listed below
Sorting:
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆16Updated 3 years ago
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆39Updated 3 years ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Updated 8 years ago
- ☆22Updated 2 years ago
- High-Performance Reproducible BLAS using posit arithmetic☆12Updated 3 years ago
- ZFP Hardware Implementation☆13Updated 2 years ago
- A simple profiler to count Nvidia PTX assembly instructions of OpenCL/SYCL/CUDA kernels for roofline model analysis.☆50Updated last month
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 8 months ago
- FPGA acceleration of arbitrary precision floating point computations.☆40Updated 2 years ago
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆42Updated last month
- Multiple 1-stencil implementations using nvidia cuda.☆13Updated 7 years ago
- AI Accelerators-SC23-tutorial Repository☆11Updated last year
- BLAS implementation for Intel FPGA☆78Updated 4 years ago
- SYCL Reference Manual☆27Updated last year
- TransferBench is a utility capable of benchmarking simultaneous copies between user-specified devices (CPUs/GPUs)☆39Updated this week
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Updated 2 years ago
- Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput☆11Updated 5 months ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆21Updated last week
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆19Updated last year
- ☆21Updated 3 years ago
- Simple starter code for SYCL and Eigen☆18Updated 8 years ago
- spGPU library for sparse linear algebra on GPUs☆9Updated 2 years ago
- C library for the emulation of reduced-precision floating point types☆49Updated 2 years ago
- A Symbolic Emulator for Shuffle Synthesis on the NVIDIA PTX Code☆15Updated 2 years ago
- SST Macro Element Library☆37Updated this week
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- oneAPI Data Parallel C++ (DPC++) language reference☆26Updated 2 years ago
- Custom-Precision Floating-point numbers.☆36Updated 4 months ago
- ☆9Updated 2 years ago
- FFT software benchmarks☆22Updated last month