[deprecated]use mshr-h/vscode-verilog-hdl-support
☆24Nov 3, 2018Updated 7 years ago
Alternatives and similar repositories for vscode-systemverilog-support
Users that are interested in vscode-systemverilog-support are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog extension for Visual Studio Code☆14Dec 18, 2018Updated 7 years ago
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- Render waveforms inside VSCode with WaveDrom☆40Updated this week
- YAMM package repository☆34Mar 20, 2023Updated 3 years ago
- Beautify SystemVerilog code in VSCode through Verible☆22Aug 12, 2026Updated 3 weeks ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- sublimetext verilog syntax highlighting☆12Sep 7, 2016Updated 10 years ago
- Tabstrip control for UWP app with some composition goodies☆10Nov 1, 2017Updated 8 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 7 years ago
- Implementation of BitonicSorting algorithm on FPGA through SDAccel using Opencl as source code☆17Nov 21, 2016Updated 9 years ago
- A curated list of awesome hardware/chip design resources for deep learning☆61May 1, 2018Updated 8 years ago
- Atom Hardware IDE☆13May 4, 2021Updated 5 years ago
- ☆37Mar 3, 2016Updated 10 years ago
- ☆10Oct 15, 2016Updated 9 years ago
- UWP custom Pivot control with tab-like headers☆12Oct 15, 2015Updated 10 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A Docker image for Mentor/Siemens Questa☆13Sep 26, 2023Updated 2 years ago
- The missing UniformGrid control from WPF ported to UWP☆12Feb 19, 2016Updated 10 years ago
- amba3 apb/axi vip☆53Feb 24, 2015Updated 11 years ago
- ☆12Dec 2, 2015Updated 10 years ago
- Toolkit is a set of useful extensions, helpers, behaviors and controls for use in Windows UWP apps. You can either cherry pick from the s…☆10Jun 3, 2017Updated 9 years ago
- ☆15Nov 28, 2020Updated 5 years ago
- A lightweight library to perform Python/Verilog co-simulation with Python3.3 coroutine + numpy. The name Nicotb cames from NatIve COrouti…☆21Dec 24, 2023Updated 2 years ago
- ☆10Nov 2, 2023Updated 2 years ago
- Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing viola…☆19Oct 4, 2022Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- VUnit and Cocotb Smashed Together☆16May 31, 2024Updated 2 years ago
- Ruby interface to IEEE 1364-2005 Verilog VPI☆15Jun 30, 2011Updated 15 years ago
- SystemVerilog Development Environment☆53Aug 30, 2026Updated last week
- This repo is created to include illustrative examples on object oriented design pattern in SV☆62Feb 25, 2023Updated 3 years ago
- RTL data structure☆69Apr 23, 2026Updated 4 months ago
- Adds Switch's UI sounds to your keyboard presses.☆12Jun 23, 2022Updated 4 years ago
- SystemVerilog examples for a digital design course☆14Mar 30, 2021Updated 5 years ago
- Project ideas list for Google Summer of Code.☆18Jan 28, 2026Updated 7 months ago
- A set of tools for editing, running and reading LTSpice from Python☆15Oct 30, 2013Updated 12 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A flexible and scalable development platform for modern FPGA projects.☆47Aug 10, 2026Updated 3 weeks ago
- Freecellera fork of the Universal Verification Methodology (SystemVerilog verification library from Accellera.org)☆11Apr 9, 2015Updated 11 years ago
- UVM Clock and Reset Agent☆15Jun 29, 2017Updated 9 years ago
- ☆16Sep 4, 2025Updated last year
- Sublime Text 非官方中文语言包☆11Dec 15, 2025Updated 8 months ago
- ☆15May 29, 2018Updated 8 years ago
- Hardware Design for the Super Magfest 2024 Swadge☆13May 4, 2024Updated 2 years ago