[deprecated]use mshr-h/vscode-verilog-hdl-support
☆24Nov 3, 2018Updated 7 years ago
Alternatives and similar repositories for vscode-systemverilog-support
Users that are interested in vscode-systemverilog-support are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog extension for Visual Studio Code☆14Dec 18, 2018Updated 7 years ago
- Lazy python recipes.☆10Apr 17, 2026Updated 3 months ago
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- YAMM package repository☆34Mar 20, 2023Updated 3 years ago
- Command line implementation of pot-limit Texas Hold 'Em Poker in Python.☆12Jan 17, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Beautify SystemVerilog code in VSCode through Verible☆22Jun 28, 2026Updated last month
- sublimetext verilog syntax highlighting☆12Sep 7, 2016Updated 9 years ago
- Digital Waveform Viewer☆17Jul 11, 2026Updated 2 weeks ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 7 years ago
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 11 months ago
- Atom Hardware IDE☆13May 4, 2021Updated 5 years ago
- ☆37Mar 3, 2016Updated 10 years ago
- UWP custom Pivot control with tab-like headers☆12Oct 15, 2015Updated 10 years ago
- amba3 apb/axi vip☆53Feb 24, 2015Updated 11 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Demo Library for Numato FPGA Boards☆12Mar 4, 2015Updated 11 years ago
- Support code for DVCon 2021 paper submission☆13Mar 1, 2021Updated 5 years ago
- Toolkit is a set of useful extensions, helpers, behaviors and controls for use in Windows UWP apps. You can either cherry pick from the s…☆10Jun 3, 2017Updated 9 years ago
- Support for zScale on Spartan6 FPGAs☆15Aug 3, 2015Updated 10 years ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- 一个签到☆10Mar 14, 2024Updated 2 years ago
- A lightweight library to perform Python/Verilog co-simulation with Python3.3 coroutine + numpy. The name Nicotb cames from NatIve COrouti…☆21Dec 24, 2023Updated 2 years ago
- ☆10Nov 2, 2023Updated 2 years ago
- Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing viola…☆19Oct 4, 2022Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- VUnit and Cocotb Smashed Together☆16May 31, 2024Updated 2 years ago
- Ruby interface to IEEE 1364-2005 Verilog VPI☆15Jun 30, 2011Updated 15 years ago
- 林莉奈直播间歌单后端☆11Dec 7, 2022Updated 3 years ago
- This project combines UWP AppServices with AppExtensions and DataContracts in order to realise a more Code orientated way to write extens…☆15Nov 19, 2016Updated 9 years ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆62Feb 25, 2023Updated 3 years ago
- Adds Switch's UI sounds to your keyboard presses.☆12Jun 23, 2022Updated 4 years ago
- A Sublime Text plugin that displays inline images for single-line comments formatted like `// `.☆12May 16, 2024Updated 2 years ago
- SystemVerilog examples for a digital design course☆14Mar 30, 2021Updated 5 years ago
- A flexible and scalable development platform for modern FPGA projects.☆45Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Python interface to Cadence Virtuoso data☆14Jan 17, 2014Updated 12 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- Extended and external tests for Verilator testing☆19Jul 6, 2026Updated 3 weeks ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated 3 weeks ago
- Freecellera fork of the Universal Verification Methodology (SystemVerilog verification library from Accellera.org)☆11Apr 9, 2015Updated 11 years ago
- UVM Clock and Reset Agent☆15Jun 29, 2017Updated 9 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆21Sep 14, 2023Updated 2 years ago