[deprecated]use mshr-h/vscode-verilog-hdl-support
☆24Nov 3, 2018Updated 7 years ago
Alternatives and similar repositories for vscode-systemverilog-support
Users that are interested in vscode-systemverilog-support are comparing it to the libraries listed below
Sorting:
- SystemVerilog extension for Visual Studio Code☆14Dec 18, 2018Updated 7 years ago
- YAMM package repository☆32Mar 20, 2023Updated 2 years ago
- Support code for DVCon 2021 paper submission☆12Mar 1, 2021Updated 5 years ago
- ☆37Mar 3, 2016Updated 10 years ago
- SIGPLAN website☆13Updated this week
- Render waveforms inside VSCode with WaveDrom☆38Feb 28, 2026Updated last week
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Feb 9, 2026Updated 3 weeks ago
- web UI front for docdoku-plm core☆14Dec 7, 2022Updated 3 years ago
- A mutation testing tool designed to work with large C++ (and C) codebases.☆13Oct 28, 2025Updated 4 months ago
- TreeFuser is a tool that perform traversals fusion for recursive tree traversals written in subset of the c++ language.☆11Aug 13, 2023Updated 2 years ago
- Notepad++ plugins - Open File In Solution (OFIS), Tortoise SVN, Solution Tools, SolutionHub and SolutionHub UI☆15Jun 1, 2022Updated 3 years ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- SystemVerilog Development Environment☆54Sep 9, 2021Updated 4 years ago
- Adds Switch's UI sounds to your keyboard presses.☆11Jun 23, 2022Updated 3 years ago
- Amoeba: Binary Code Diverisfication through Composite Software Diversification☆10Aug 3, 2017Updated 8 years ago
- ☆15May 6, 2021Updated 4 years ago
- Presentations, Videos, and Sample Source from Austin LLVM Meetups☆11Jul 23, 2020Updated 5 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆11Nov 12, 2025Updated 3 months ago
- Support for zScale on Spartan6 FPGAs☆15Aug 3, 2015Updated 10 years ago
- Convert tag files (ctags, gccxml, etc) to databases (sqlite, mysql, etc)☆13Mar 30, 2015Updated 10 years ago
- RTL data structure☆64Feb 20, 2026Updated 2 weeks ago
- Automatically exported from code.google.com/p/synchronic☆11Nov 8, 2016Updated 9 years ago
- Play-with-compiler sandbox based on PWD☆10Oct 22, 2020Updated 5 years ago
- This repository accompanies the research paper "P. Kreutzer, S. Kraus, M. Philippsen: Language-Agnostic Generation of Compilable Test Pro…☆12Jul 8, 2022Updated 3 years ago
- Tabstrip control for UWP app with some composition goodies☆10Nov 1, 2017Updated 8 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- DINAMITE LLVM Pass☆11May 24, 2017Updated 8 years ago
- Goal: a website to automatically train and certify compiler researchers and developers☆10Nov 24, 2019Updated 6 years ago
- It's exactly like those graduation gift balloons, except this is a Clang Tool that detects library-level API and ABI compatibility breaki…☆14Apr 8, 2025Updated 10 months ago
- Not Another Range Library☆39Mar 9, 2014Updated 11 years ago
- Add support for debugging JITed code to ORC JIT from LLVM Kaleidoscope example☆13Jun 14, 2017Updated 8 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆15Mar 29, 2021Updated 4 years ago
- A framework to make C memory safe☆13Sep 20, 2022Updated 3 years ago
- UWP custom Pivot control with tab-like headers☆12Oct 15, 2015Updated 10 years ago
- Source Navigator NG is based upon RedHat's Source Navigator. Source Navigator is a source code analysis tool. With it, you can edit your …☆12Feb 6, 2013Updated 13 years ago
- SystemVerilog examples for a digital design course☆13Mar 30, 2021Updated 4 years ago
- 使用 VSCode 舒适地开发 Verilog☆36Aug 11, 2020Updated 5 years ago
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago