[deprecated]use mshr-h/vscode-verilog-hdl-support
☆24Nov 3, 2018Updated 7 years ago
Alternatives and similar repositories for vscode-systemverilog-support
Users that are interested in vscode-systemverilog-support are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog extension for Visual Studio Code☆14Dec 18, 2018Updated 7 years ago
- Render waveforms inside VSCode with WaveDrom☆41Sep 13, 2026Updated 2 weeks ago
- Beautify SystemVerilog code in VSCode through Verible☆22Sep 13, 2026Updated 2 weeks ago
- Tabstrip control for UWP app with some composition goodies☆10Nov 1, 2017Updated 8 years ago
- Digital Waveform Viewer☆17Jul 11, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Fabric generator and CAD tools graphical frontend☆19Aug 5, 2025Updated last year
- ☆11Aug 4, 2022Updated 4 years ago
- Atom Hardware IDE☆13May 4, 2021Updated 5 years ago
- ☆37Mar 3, 2016Updated 10 years ago
- ☆10Oct 15, 2016Updated 9 years ago
- UWP custom Pivot control with tab-like headers☆12Oct 15, 2015Updated 10 years ago
- A Docker image for Mentor/Siemens Questa☆13Sep 26, 2023Updated 3 years ago
- Gives you a more powerful and useful context menu for your UWP Windows 10 app.☆17Nov 17, 2017Updated 8 years ago
- The missing UniformGrid control from WPF ported to UWP☆12Feb 19, 2016Updated 10 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A mock framework for use with SVUnit☆19Jun 27, 2023Updated 3 years ago
- amba3 apb/axi vip☆53Feb 24, 2015Updated 11 years ago
- Demo Library for Numato FPGA Boards☆12Mar 4, 2015Updated 11 years ago
- ☆12Dec 2, 2015Updated 10 years ago
- Toolkit is a set of useful extensions, helpers, behaviors and controls for use in Windows UWP apps. You can either cherry pick from the s…☆10Jun 3, 2017Updated 9 years ago
- ☆15Nov 28, 2020Updated 5 years ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 6 years ago
- A lightweight library to perform Python/Verilog co-simulation with Python3.3 coroutine + numpy. The name Nicotb cames from NatIve COrouti…☆21Dec 24, 2023Updated 2 years ago
- ☆10Nov 2, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing viola…☆19Oct 4, 2022Updated 3 years ago
- VUnit and Cocotb Smashed Together☆16May 31, 2024Updated 2 years ago
- Ruby interface to IEEE 1364-2005 Verilog VPI☆15Jun 30, 2011Updated 15 years ago
- This project combines UWP AppServices with AppExtensions and DataContracts in order to realise a more Code orientated way to write extens…☆15Nov 19, 2016Updated 9 years ago
- SystemVerilog Development Environment☆53Aug 30, 2026Updated 3 weeks ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆62Feb 25, 2023Updated 3 years ago
- RTL data structure☆69Apr 23, 2026Updated 5 months ago
- Adds Switch's UI sounds to your keyboard presses.☆12Jun 23, 2022Updated 4 years ago
- SystemVerilog examples for a digital design course☆14Mar 30, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A flexible and scalable development platform for modern FPGA projects.☆47Updated this week
- Python interface to Cadence Virtuoso data☆14Jan 17, 2014Updated 12 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆44Mar 7, 2024Updated 2 years ago
- Extended and external tests for Verilator testing☆19Sep 20, 2026Updated last week
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated 2 months ago
- ☆16Sep 4, 2025Updated last year
- Sublime Text 非官方中文语言包☆11Dec 15, 2025Updated 9 months ago