[deprecated]use mshr-h/vscode-verilog-hdl-support
☆24Nov 3, 2018Updated 7 years ago
Alternatives and similar repositories for vscode-systemverilog-support
Users that are interested in vscode-systemverilog-support are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog extension for Visual Studio Code☆14Dec 18, 2018Updated 7 years ago
- YAMM package repository☆32Mar 20, 2023Updated 3 years ago
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- ☆10Feb 27, 2026Updated last month
- Beautify SystemVerilog code in VSCode through Verible☆22Mar 20, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Tabstrip control for UWP app with some composition goodies☆10Nov 1, 2017Updated 8 years ago
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 7 months ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 6 years ago
- RTL data structure☆64Feb 20, 2026Updated last month
- Atom Hardware IDE☆13May 4, 2021Updated 4 years ago
- A RISC-V based CPU in SystemVerilog☆11Jul 24, 2020Updated 5 years ago
- ☆37Mar 3, 2016Updated 10 years ago
- UWP custom Pivot control with tab-like headers☆12Oct 15, 2015Updated 10 years ago
- This project combines UWP AppServices with AppExtensions and DataContracts in order to realise a more Code orientated way to write extens…☆15Nov 19, 2016Updated 9 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- Support code for DVCon 2021 paper submission☆12Mar 1, 2021Updated 5 years ago
- Gives you a more powerful and useful context menu for your UWP Windows 10 app.☆17Nov 17, 2017Updated 8 years ago
- The missing UniformGrid control from WPF ported to UWP☆12Feb 19, 2016Updated 10 years ago
- Maple bus for the Mojo FPGA board☆16Jul 13, 2021Updated 4 years ago
- A mock framework for use with SVUnit☆19Jun 27, 2023Updated 2 years ago
- Demo Library for Numato FPGA Boards☆12Mar 4, 2015Updated 11 years ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- ☆12Dec 2, 2015Updated 10 years ago
- Toolkit is a set of useful extensions, helpers, behaviors and controls for use in Windows UWP apps. You can either cherry pick from the s…☆10Jun 3, 2017Updated 8 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- ☆15Nov 28, 2020Updated 5 years ago
- A lightweight library to perform Python/Verilog co-simulation with Python3.3 coroutine + numpy. The name Nicotb cames from NatIve COrouti…☆21Dec 24, 2023Updated 2 years ago
- Project ideas list for Google Summer of Code.☆18Jan 28, 2026Updated 2 months ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆60Feb 25, 2023Updated 3 years ago
- SystemVerilog Development Environment☆54Sep 9, 2021Updated 4 years ago
- Docker configuration files for creating DocDokuPLM images☆15Jun 29, 2024Updated last year
- A set of tools for editing, running and reading LTSpice from Python☆15Oct 30, 2013Updated 12 years ago
- Python interface to Cadence Virtuoso data☆14Jan 17, 2014Updated 12 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆16Feb 11, 2019Updated 7 years ago
- Extended and external tests for Verilator testing☆17Mar 11, 2026Updated 2 weeks ago
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Apr 29, 2015Updated 10 years ago
- ☆10Nov 2, 2023Updated 2 years ago
- HDL and C source for WAVE Zynq Ultrascale+ SoC☆19Nov 16, 2021Updated 4 years ago
- UVM Clock and Reset Agent☆14Jun 29, 2017Updated 8 years ago
- Convert tag files (ctags, gccxml, etc) to databases (sqlite, mysql, etc)☆13Mar 30, 2015Updated 10 years ago