[deprecated]use mshr-h/vscode-verilog-hdl-support
☆24Nov 3, 2018Updated 7 years ago
Alternatives and similar repositories for vscode-systemverilog-support
Users that are interested in vscode-systemverilog-support are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog extension for Visual Studio Code☆14Dec 18, 2018Updated 7 years ago
- Lazy python recipes.☆10Apr 17, 2026Updated last month
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- Render waveforms inside VSCode with WaveDrom☆39Updated this week
- Beautify SystemVerilog code in VSCode through Verible☆23Apr 15, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Tabstrip control for UWP app with some composition goodies☆10Nov 1, 2017Updated 8 years ago
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 9 months ago
- Digital Waveform Viewer☆17Jan 22, 2024Updated 2 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 6 years ago
- Implementation of BitonicSorting algorithm on FPGA through SDAccel using Opencl as source code☆17Nov 21, 2016Updated 9 years ago
- A curated list of awesome hardware/chip design resources for deep learning☆58May 1, 2018Updated 8 years ago
- RTL data structure☆68Apr 23, 2026Updated last month
- Atom Hardware IDE☆13May 4, 2021Updated 5 years ago
- ☆10Oct 15, 2016Updated 9 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ☆37Mar 3, 2016Updated 10 years ago
- UWP custom Pivot control with tab-like headers☆12Oct 15, 2015Updated 10 years ago
- A Docker image for Mentor/Siemens Questa☆13Sep 26, 2023Updated 2 years ago
- Gives you a more powerful and useful context menu for your UWP Windows 10 app.☆17Nov 17, 2017Updated 8 years ago
- rust riscv64 xv6 reimplementation☆21Dec 8, 2023Updated 2 years ago
- The missing UniformGrid control from WPF ported to UWP☆12Feb 19, 2016Updated 10 years ago
- This repo contains the skeleton scripts for running a full RTL2GDS flow using Cadence tools, as demonstrated in the Full RTL2GDS Demo pre…☆77Oct 18, 2025Updated 7 months ago
- A mock framework for use with SVUnit☆19Jun 27, 2023Updated 2 years ago
- Demo Library for Numato FPGA Boards☆12Mar 4, 2015Updated 11 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Support code for DVCon 2021 paper submission☆13Mar 1, 2021Updated 5 years ago
- amba3 apb/axi vip☆52Feb 24, 2015Updated 11 years ago
- Support for zScale on Spartan6 FPGAs☆15Aug 3, 2015Updated 10 years ago
- ☆15Nov 28, 2020Updated 5 years ago
- 一个签到☆10Mar 14, 2024Updated 2 years ago
- Create timelapse animation of a single file in GitHub repository.☆18Feb 21, 2017Updated 9 years ago
- Hardware RNG for Papilio One based on the original Whirlygig☆20Apr 6, 2018Updated 8 years ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆62Feb 25, 2023Updated 3 years ago
- SystemVerilog Development Environment☆53Sep 9, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A set of tools for editing, running and reading LTSpice from Python☆15Oct 30, 2013Updated 12 years ago
- Python interface to Cadence Virtuoso data☆14Jan 17, 2014Updated 12 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- A GPU performance prediction toolkit for CUDA programs☆18Mar 25, 2019Updated 7 years ago
- Freecellera fork of the Universal Verification Methodology (SystemVerilog verification library from Accellera.org)☆11Apr 9, 2015Updated 11 years ago
- ☆10Nov 2, 2023Updated 2 years ago
- 幽灵车尔尼桑的直播歌单-纯静态部署☆13Sep 29, 2025Updated 8 months ago