router guide in miet
☆22Oct 5, 2025Updated 5 months ago
Alternatives and similar repositories for ro
Users that are interested in ro are comparing it to the libraries listed below
Sorting:
- Лабораторные работы по ЦОС (python)☆10Apr 28, 2025Updated 10 months ago
- Методические материалы по разработке процессора архитектуры RISC-V☆309Feb 27, 2026Updated last week
- Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2☆12Sep 3, 2019Updated 6 years ago
- DDR3 controller for nMigen (WIP)☆14Dec 25, 2023Updated 2 years ago
- another c#-like property accessor for C++11 and above.☆16Nov 9, 2024Updated last year
- Materials for students☆20Feb 27, 2026Updated last week
- This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit☆28Jul 27, 2018Updated 7 years ago
- Memory Level Verification of Dual Port RAM using SystemVerilog and Universal Verification Methodology Environments with assertions,functi…☆29Nov 21, 2020Updated 5 years ago
- ☆40Jan 23, 2024Updated 2 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆152Sep 15, 2023Updated 2 years ago
- A Video display simulator☆177May 16, 2025Updated 9 months ago
- A SystemVerilog Language Server☆194Nov 30, 2025Updated 3 months ago
- FPGA display controller with support for VGA, DVI, and HDMI.☆249Jan 28, 2026Updated last month
- 在vscode上的数字设计开发插件☆393Jan 27, 2023Updated 3 years ago
- Small footprint and configurable DRAM core☆475Feb 19, 2026Updated 2 weeks ago
- lowRISC Style Guides☆479Nov 6, 2025Updated 4 months ago
- GPL v3 2D/3D graphics engine in verilog☆689Aug 31, 2014Updated 11 years ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆596Jan 3, 2026Updated 2 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- SystemVerilog compiler and language services☆968Updated this week
- C++20 coroutine library☆926Updated this week
- Full-blown preprocessor metaprogramming☆1,046Oct 5, 2025Updated 5 months ago
- RISC-V Cores, SoC platforms and SoCs☆915Mar 26, 2021Updated 4 years ago
- Recommended C code style and coding rules for standard C99 or later☆1,286Sep 20, 2025Updated 5 months ago
- RISC-V Assembly Programmer's Manual☆1,615Feb 26, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,784Dec 22, 2025Updated 2 months ago
- Simple winbar/statusline plugin that shows your current code context☆1,637Dec 29, 2025Updated 2 months ago
- Verilog AXI components for FPGA implementation☆1,965Feb 27, 2025Updated last year
- Must-have verilog systemverilog modules☆1,934Feb 19, 2026Updated 2 weeks ago
- Embedded Template Library☆2,884Feb 26, 2026Updated last week
- The neovim tabline plugin.☆2,656Dec 2, 2025Updated 3 months ago
- Digital timing diagram rendering engine☆3,355Jul 10, 2025Updated 7 months ago
- A curated list of awesome DevOps platforms, tools, practices and resources☆3,921Jan 12, 2026Updated last month
- Build your hardware, easily!☆3,747Updated this week
- GNU toolchain for RISC-V, including GCC☆4,381Feb 13, 2026Updated 3 weeks ago
- A cheat sheet that contains common enumeration and attack methods for Windows Active Directory.☆6,511Jan 18, 2026Updated last month
- Agent Framework For Fintech and Banks☆7,797Feb 26, 2026Updated last week
- C++ Functional Terminal User Interface.☆9,708Feb 15, 2026Updated 2 weeks ago
- Program for determining types of files for Windows, Linux and MacOS.☆10,355Updated this week