從入門到進階的 Chisel HDL 指南
☆14Jun 4, 2026Updated 4 months ago
Alternatives and similar repositories for Chisel-HDL-Guide
Users that are interested in Chisel-HDL-Guide are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Guides of Verilog, SystemVerilog, and SystemVerilog Assertion for Digital Designers.☆49Jun 4, 2026Updated 4 months ago
- A Rocket-Chip with a Dynamically Randomized LLC☆13Sep 18, 2024Updated 2 years ago
- An small in-order, decoupled frontend-backend, pipeline CPU which implements RV32I_Zicsr and boots FreeRTOS.☆22May 27, 2026Updated 5 months ago
- ☆21Jan 21, 2025Updated last year
- ☆13Oct 20, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Repository with code and other support material for the Raspberry Pi Talk To WiFi 'Things' Video Series.☆15May 11, 2016Updated 10 years ago
- Multi-bit Synchronization across Clock Domains☆10May 18, 2018Updated 8 years ago
- 使用Cordic算法函数运算，在资源受限的设备上运行（如资源较少的FPGA、嵌入式MCU），避免了浮点运算、乘法、除法，只用移位和加法函数的计算。☆14Mar 22, 2024Updated 2 years ago
- ☆13Feb 4, 2026Updated 8 months ago
- A step-by-step implementation of a ResNet-18 model for image classification on the CIFAR-10 dataset☆11Dec 5, 2024Updated last year
- ☆14Mar 9, 2018Updated 8 years ago
- AXI-Stream USB 2.0 HS Device Bridge (Verilog)☆16Apr 17, 2025Updated last year
- A MLP implementation in Python☆13May 2, 2019Updated 7 years ago
- Adding trace to DesignStart for easier side-channel analysis on the CW305 target. Also supports PhyWhisperer.☆18Feb 19, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆14Jan 4, 2023Updated 3 years ago
- A Single-path Delay Feedback FFT Generator☆15Mar 20, 2024Updated 2 years ago
- a collection of CUDA Kernels☆18Jul 24, 2026Updated 3 months ago
- Inference Engine for SiliconMind-V1 Verilog Coding Models☆54Jun 2, 2026Updated 4 months ago
- A simple tutorial on SystemC using NJU's DLCO experiments as examples. (Rewritting...)☆16Aug 10, 2026Updated 2 months ago
- Instruction and files for porting Arm DesignStart to CW305.☆17Dec 6, 2023Updated 2 years ago
- ☆13Apr 8, 2025Updated last year
- Implementation of the core Transformer architecture in pure C☆14Sep 8, 2024Updated 2 years ago
- ☆51Feb 27, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board.☆16Aug 7, 2022Updated 4 years ago
- A tiny Verilog CNN accelerator for the Tang Nano 20K. Features INT8 quantized weights, a streaming MAC array, and full on-chip MNIST infe…☆17May 26, 2026Updated 5 months ago
- To take down the code that I've written in course.☆11Jun 23, 2024Updated 2 years ago
- A desktop VRM character (小光) that gives your AI agent a face — chats, speaks, listens, lip-syncs, and emotes on macOS.☆29Jul 19, 2026Updated 3 months ago
- ☆18Feb 3, 2022Updated 4 years ago
- A set of ready to use scientific skills for Claude☆18Jan 5, 2026Updated 9 months ago
- USB2.0 Device Controller IP Core☆21Aug 18, 2023Updated 3 years ago
- This Repository is deprecated. Go to https://github.com/UDOOboard/linux_kernel to find the updated official UDOO kernel☆30Sep 3, 2015Updated 11 years ago
- A pipelined cordic algoithm for computing cos(angle) and sin(angle) in verilog☆19May 29, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆23Feb 9, 2026Updated 8 months ago
- Administrative repository for the Attached Matrix Facility Task Group☆15Dec 11, 2023Updated 2 years ago
- A resource of the Zurich bioinformatics and computational biology community☆13Updated this week
- Literature-fetching & citation-auditing skill for LLM agents (Claude/Codex) — 讓 AI 引用經得起追問:找文獻、查核引用真偽與支持度、文獻支撐寫作,防幻覺引用。☆32Oct 14, 2026Updated 2 weeks ago
- MLIR-in as a compiler stack for ucb-bar☆21Updated this week
- ☆16Dec 12, 2020Updated 5 years ago
- ☆32Updated this week