A progressive set of 100 VHDL projects, from logic gates to a simple CPU and SoC.
☆69Sep 15, 2025Updated 5 months ago
Alternatives and similar repositories for VHDL-100-Projects
Users that are interested in VHDL-100-Projects are comparing it to the libraries listed below
Sorting:
- A tool for modeling FSMs by VHDL or Verilog☆11Updated this week
- Parametrized RTL benchmark suite☆23Feb 6, 2026Updated 3 weeks ago
- A minimal complexity fpga board☆13Jun 1, 2022Updated 3 years ago
- A library of verilog and vhdl modules☆15Nov 13, 2018Updated 7 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- FPGA Hardware Simulation Framework☆16Oct 13, 2025Updated 4 months ago
- OSVVM project simulation scripts. Scripts are tedious. These scripts simplify the steps to compile your project for simulation☆14Updated this week
- Learn, share and collaborate on ASIC design using open tools and technologies☆14Dec 27, 2020Updated 5 years ago
- a custom 16bit cpu☆17Oct 20, 2024Updated last year
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated 7 months ago
- This is a stand-alone Verilog IDE derived from a QtCreator 3.6.1 subset featuring the VerilogCreator plugin☆21Aug 8, 2022Updated 3 years ago
- A pipelined cordic algoithm for computing cos(angle) and sin(angle) in verilog☆17May 29, 2017Updated 8 years ago
- ☆20May 5, 2020Updated 5 years ago
- ☆19Aug 30, 2020Updated 5 years ago
- An 8b10b decoder and encoder in logic in VHDL☆26Apr 12, 2021Updated 4 years ago
- QuSoC demo projects and template☆24Jun 2, 2024Updated last year
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆218Feb 23, 2026Updated last week
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆23Oct 29, 2025Updated 4 months ago
- FIPS 202 compliant SHA-3 core in Verilog☆23Oct 8, 2020Updated 5 years ago
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated last year
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆37Nov 6, 2025Updated 3 months ago
- ☆12May 21, 2024Updated last year
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- ARTICo³ - Dynamic and Partially Reconfigurable Architecture for Run-Time Adaptive, High Performance Embedded Computing☆12Sep 10, 2024Updated last year
- Online viewer of Xschem schematic files☆29Dec 14, 2025Updated 2 months ago
- D3.js and ELK based schematic visualizer☆115Feb 27, 2024Updated 2 years ago
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 3 years ago
- A Rocket-based RISC-V superscalar in-order core☆38Feb 24, 2026Updated last week
- design and verification of asynchronous circuits☆43Updated this week
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 8 months ago
- Blender FastHenry - FastHenry simulations in Blender☆78Nov 19, 2025Updated 3 months ago
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆31Feb 26, 2026Updated last week
- Characterizer☆31Nov 19, 2025Updated 3 months ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆77Updated this week
- A drum machine made using a Raspberry Pi.☆12Apr 19, 2021Updated 4 years ago
- VHDL grammar for tree-sitter☆32Dec 20, 2023Updated 2 years ago
- ☆31Oct 2, 2023Updated 2 years ago
- Time to Digital Converter (TDC)☆36Dec 27, 2020Updated 5 years ago
- IRSIM switch-level simulator for digital circuits☆36Nov 13, 2025Updated 3 months ago