A progressive set of 100 VHDL projects, from logic gates to a simple CPU and SoC.
☆75Sep 15, 2025Updated 8 months ago
Alternatives and similar repositories for VHDL-100-Projects
Users that are interested in VHDL-100-Projects are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- assembler with architecture-agnostic syntax and implemenations for arm32-a, arm32-m, i386, and x86-64☆15Jan 8, 2026Updated 4 months ago
- Tools for SystemVerilog development.☆15Jan 3, 2018Updated 8 years ago
- A tool for modeling FSMs by VHDL or Verilog☆14May 20, 2026Updated last week
- Misc. FPGA Projects☆16Apr 29, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆24Oct 29, 2025Updated 7 months ago
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆11Jun 2, 2021Updated 4 years ago
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated last year
- ☆30Updated this week
- A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client☆35Dec 12, 2018Updated 7 years ago
- A minimal complexity fpga board☆13Jun 1, 2022Updated 3 years ago
- A basic documentation generator for Verilog, similar to Doxygen.☆13Aug 5, 2016Updated 9 years ago
- Parametrized RTL benchmark suite☆26Feb 6, 2026Updated 3 months ago
- D3.js and ELK based schematic visualizer☆119May 13, 2026Updated 2 weeks ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Program to scan for malicious FPGA designs.☆17Mar 20, 2021Updated 5 years ago
- A pipelined cordic algoithm for computing cos(angle) and sin(angle) in verilog☆19May 29, 2017Updated 9 years ago
- An 8b10b decoder and encoder in logic in VHDL☆26Apr 12, 2021Updated 5 years ago
- FM-7/77AV/40 version of Common Source Project, aim to GPL.☆27May 18, 2026Updated last week
- ☆11Jul 23, 2022Updated 3 years ago
- a custom 16bit cpu☆18Oct 20, 2024Updated last year
- Docker image with Xilinx ISE 14.7☆36Feb 1, 2021Updated 5 years ago
- Projects published on controlpaths.com and hackster.io☆42Jul 18, 2022Updated 3 years ago
- This is a stand-alone Verilog IDE derived from a QtCreator 3.6.1 subset featuring the VerilogCreator plugin☆21Aug 8, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SpinalHDL implementation of the 3dfx Voodoo Graphics GPU☆292May 10, 2026Updated 2 weeks ago
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆259May 21, 2026Updated last week
- Scrapes bitinfocharts data into csv files☆19Dec 10, 2021Updated 4 years ago
- VUnit test explorer for VSCode☆12Dec 30, 2022Updated 3 years ago
- Blender FastHenry - FastHenry simulations in Blender☆82Mar 21, 2026Updated 2 months ago
- plugins for pwnagotchi - tested on jay's 2.9.5.3+2.9.5.4 builds☆27Apr 25, 2026Updated last month
- ☆19Aug 30, 2020Updated 5 years ago
- OSVVM project simulation scripts. Scripts are tedious. These scripts simplify the steps to compile your project for simulation☆14May 15, 2026Updated 2 weeks ago
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆29Aug 15, 2025Updated 9 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Prepared CentOS6 in Docker to run Xilinx ISE 14.7☆40Aug 16, 2022Updated 3 years ago
- AES encryption implementation for AVR in assembly☆22Mar 5, 2016Updated 10 years ago
- ☆20May 5, 2020Updated 6 years ago
- A port of the gcc compiler suite to the Motorola 6809 processor☆13May 17, 2017Updated 9 years ago
- Side Channel Attack: Differential Power Analysis (DPA) on AES encryption algorithm to deduce secret keys☆12Mar 5, 2018Updated 8 years ago
- A library of verilog and vhdl modules☆15Nov 13, 2018Updated 7 years ago
- Post a thread easily on Bluesky☆16Oct 28, 2024Updated last year