A progressive set of 100 VHDL projects, from logic gates to a simple CPU and SoC.
☆84Sep 15, 2025Updated 11 months ago
Alternatives and similar repositories for VHDL-100-Projects
Users that are interested in VHDL-100-Projects are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Repository for the Introduction to FPGA Programming Using Xilinx Vivado and VHDL PhD course at University of Torino, Physics Department.☆25Jul 4, 2025Updated last year
- Library with VHDL cores implementing Advanced Microcontroller Bus Architecture 5 (AMBA5) specifications such as APB, AHB, AXI, and AXI-St…☆18Jun 20, 2026Updated last month
- VerilogAI – A specialized chatbot for Verilog. Supports code generation, debugging, and explanation with custom prompt engineering and AP…☆18Apr 26, 2026Updated 3 months ago
- Open Logic FPGA Standard Library☆998Updated this week
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆19Apr 20, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆48Jun 4, 2023Updated 3 years ago
- PyCacheGen: A Highly Configurable Open-Source Generator for Synthesizable Caches☆18Dec 14, 2025Updated 8 months ago
- LEGv8 CPU implementation and some tools like a LEGv8 assembler☆33Nov 28, 2020Updated 5 years ago
- ☆39Jul 23, 2026Updated 3 weeks ago
- Elan Enterprise FPGA implementation☆12May 12, 2024Updated 2 years ago
- ☆31Jan 27, 2026Updated 6 months ago
- KiCad symbol library for sky130 and gf180mcu PDKs☆37Jun 9, 2026Updated 2 months ago
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆18Updated this week
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated last month
- The Chameleon96™ board, based on Intel® Cyclone V SoC FPGA☆15Dec 11, 2023Updated 2 years ago
- FPGA-based Fully Digital FM Transmitter using SDR (Software-Defined Radio) techniquies as up-converter using hpsdm, comb filters, cordic …☆18Mar 15, 2021Updated 5 years ago
- ☆41Jun 3, 2023Updated 3 years ago
- ☆63Jul 11, 2025Updated last year
- JuJuDensets / Toki MiSTer core☆16May 6, 2024Updated 2 years ago
- Single Cycle 32 bit MIPS☆20Dec 24, 2022Updated 3 years ago
- Debug waveforms with GDB☆33Nov 12, 2025Updated 9 months ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆43Aug 8, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A tool for modeling FSMs by VHDL or Verilog☆14Aug 3, 2026Updated 2 weeks ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆59Nov 16, 2023Updated 2 years ago
- A tiniest ASIC GPU that can render only two texture mapped triangles☆30Jan 2, 2026Updated 7 months ago
- ☆13Mar 25, 2022Updated 4 years ago
- Code/schematics for a clock using a Panaplex (planar gas discharge) display☆12Dec 1, 2017Updated 8 years ago
- A curated list of awesome resources for HDL design and verification☆175Updated this week
- assembler with architecture-agnostic syntax and implemenations for arm32-a, arm32-m, i386, and x86-64☆15Jan 8, 2026Updated 7 months ago
- used VHDL to implement and simulate the IDEA-algorithm (International Data Encryption Algorithm). We will test the hardware-oriented impl…☆12Jan 15, 2019Updated 7 years ago
- 32-bit 5-stage pipelined RISC-V processor in SystemVerilog☆39Oct 29, 2023Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- End-to-End Open-Source I2C GPIO Expander☆45Jul 23, 2026Updated 3 weeks ago
- Digital logic benchmark suite☆82Updated this week
- Learn, share and collaborate on ASIC design using open tools and technologies☆12Dec 27, 2020Updated 5 years ago
- A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client☆35Dec 12, 2018Updated 7 years ago
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated 2 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆11Jun 2, 2021Updated 5 years ago