greedyhao / DSPLinks
☆15Updated 7 years ago
Alternatives and similar repositories for DSP
Users that are interested in DSP are comparing it to the libraries listed below
Sorting:
- implement simple OFDM system using C☆13Updated 10 years ago
- 哈工大软件无线电课设:多相滤波器的原理、实现及其应用,从采样率变换、多相滤波器结构到信道化收发机应用都有matlab介绍和FPGA仿真结果,含答辩PPT、学习笔记和个人总结。☆95Updated 8 years ago
- Verilog实现OFDM基带☆45Updated 10 years ago
- 电子科技大学挑战性课程《信号处理系统》(原信号与系统+数字信号处理)课程课程设计☆40Updated 7 years ago
- 软件无线电,使用FPGA进行正交解调。☆23Updated 6 years ago
- The implementation of AD9371 on KC705☆20Updated 7 months ago
- ☆30Updated 11 years ago
- 本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互,CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程: 1. 链路初始化: 在上位机完成USB固件的下载,并读取…☆29Updated 10 years ago
- an interactive visualisation of some basic concepts in wireless communication☆61Updated 7 years ago
- My code repositry for common use.☆23Updated 4 years ago
- ☆15Updated 5 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19Updated 13 years ago
- Verilog library of EPC Gen-2 RFID Tag Baseband Processor for IC and FPGA designers☆40Updated 4 years ago
- Transfer data from DDR memory to AXI4-Stream Data FIFO and back through AXI DMA☆23Updated 6 years ago
- FPGA 百兆以太网☆12Updated 6 years ago
- 通信系统类书籍(无线通信,数字通信,信号系统,通信原理等)☆70Updated 3 years ago
- 数字信号处理学习记录☆32Updated 3 years ago
- 计算机组成原理课程设计内容,设计一个兼容MIPS32指令集架构的处理器——OpenMIPS(五级流水结构),并增加IO模块(人机交互式),解决数据依赖问题☆12Updated 5 years ago
- Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)☆30Updated 5 years ago
- FMCW Radar verilog project☆32Updated 5 years ago
- FPGA Technology Exchange Group相关文件管理☆67Updated last month
- Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic☆32Updated 8 years ago
- ☆32Updated 5 years ago
- MATLAB toolbox for ADI transceiver products☆64Updated 3 weeks ago
- AD7606 driver verilog☆45Updated 6 years ago
- OFDM baseband processing systerm based on IEEE 802.11a☆12Updated 5 years ago
- MATLAB-based FIR filter design☆62Updated last year
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆42Updated 3 years ago
- LMS sound filtering by Verilog☆43Updated 5 years ago
- FIR filter implementation☆29Updated 5 years ago