Alternatives and similar repositories for riscv-gnu-toolchain:

Users that are interested in riscv-gnu-toolchain are comparing it to the libraries listed below

• riscv-mcu / riscv-openocd
  Fork of OpenOCD that has RISC-V microcontroller support
  ☆36Updated 2 weeks ago
• open-isa-org / open-isa.org
  Software, tools, documentation for Vegaboard platform
  ☆64Updated 5 years ago
• emb-riscv / specs-markdown
  The preliminary 'RISC-V microcontroller profile' specs; for convenience, use markdown.
  ☆27Updated 3 years ago
• riscv / configuration-structure
  RISC-V Configuration Structure
  ☆37Updated 4 months ago
• mdepx / mdepx
  MDX — A BSD-style RTOS
  ☆26Updated last month
• nucleisys / n200-doc
  Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php
  ☆25Updated 3 years ago
• illustris / FreeRTOS-RISCV
  A port of FreeRTOS for the RISC-V ISA
  ☆75Updated 5 years ago
• riscvarchive / riscv-newlib
  RISC-V port of newlib
  ☆96Updated 3 years ago
• XUANTIE-RV / xuantie-yocto
  Yocto project for Xuantie RISC-V CPU
  ☆38Updated 2 months ago
• ZipCPU / s6soc
  CMod-S6 SoC
  ☆38Updated 7 years ago
• riscv-mcu / GD32VF103_DataSheets
  The directory to save GD32VF103 DataSheets
  ☆19Updated 4 years ago
• nucleisys / Bumblebee_Core_Doc
  The directory to save Bumblebee core's documents, just for GD32VF103 RISC-V Core
  ☆41Updated 3 years ago
• riscv-non-isa / riscv-device-tree-doc
  RISC-V Specific Device Tree Documentation
  ☆42Updated 8 months ago
• XUANTIE-RV / thead-extension-spec
  XuanTie vendor extension Instruction Set spec
  ☆34Updated last month
• SpinalHDL / VexRiscvSoftcoreContest2018
  ☆63Updated 6 years ago
• micro-FPGA / engine-V
  SoftCPU/SoC engine-V
  ☆54Updated last year
• m-labs / VexRiscv-verilog
  Using VexRiscv without installing Scala
  ☆37Updated 3 years ago
• stnolting / cjtag_bridge
  🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.
  ☆23Updated 3 years ago
• polarfire-soc / meta-polarfire-soc-yocto-bsp
  PolarFire SoC yocto Board Support Package
  ☆52Updated 5 months ago
• rsnikhil / RISCV_Piccolo_v1
  Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).
  ☆33Updated 8 years ago
• montedalrymple / yrv
  Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.
  ☆17Updated 3 years ago
• starfive-tech / JH7100_Docs
  ☆60Updated 3 years ago
• openhwgroup / corev-gcc
  ☆23Updated 8 months ago
• devicetree-org / devicetree-source
  DTS files
  ☆34Updated 4 years ago
• westerndigitalcorporation / swerv_eh1_fpga
  FPGA reference design for the the Swerv EH1 Core
  ☆71Updated 5 years ago
• ultraembedded / librtos
  Very basic real time operating system for embedded systems...
  ☆16Updated 4 years ago
• tommythorn / yari
  YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…
  ☆45Updated 3 months ago
• betrusted-io / gateware
  IP submodules, formatted for easier CI integration
  ☆29Updated last year
• riscv-mcu / GD32VF103_Demo_Suites
  The directory to save GD32VF103 Demo_Suites
  ☆33Updated 4 years ago
• riscv-mcu / gd32-dfu-utils
  Dfu-utils GD32 fork.
  ☆41Updated 4 years ago