☆145Jul 23, 2026Updated 3 months ago
Alternatives and similar repositories for nano-kpu
Users that are interested in nano-kpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆86Jul 27, 2026Updated 3 months ago
- PDK for 2nm Technology Node☆168Oct 23, 2026Updated 2 weeks ago
- ☆22Jul 1, 2024Updated 2 years ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆209Apr 15, 2026Updated 6 months ago
- Craft your EDA toolchain with GRH IR☆21Oct 30, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- LoongBleed (aka LoongLeak) is a hardware vulnerability similar to ZenBleed (CVE-2023-20593) affecting Loongson LA464/LA664 processors.☆17Aug 18, 2026Updated 2 months ago
- Python-first hardware construction toolkit with MLIR compilation, C++ simulation, and Verilog generation.☆44Updated this week
- The training framework of PCMind-2.1-Kaiyuan-2B built on MindFormers☆15Dec 9, 2025Updated 10 months ago
- A minimal, open-source Image Signal Processor (ISP) for AMD FPGA, implemented in Verilog.☆149Sep 26, 2026Updated last month
- A systemverilog/UVM/Makefile testbench for Rocket RISC-V SoCs☆11Jun 19, 2020Updated 6 years ago
- c++ version of ViT☆13Nov 13, 2022Updated 3 years ago
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 9 months ago
- ☆28Sep 18, 2026Updated last month
- A Fast, Low-Overhead On-chip Network☆371Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆63Nov 22, 2023Updated 2 years ago
- MoonEP: A Perfectly Balanced Expert Parallelism Library via Dynamic Redundant Experts☆1,202Oct 12, 2026Updated 3 weeks ago
- ☆40Aug 27, 2025Updated last year
- FrontEnd Reverse-engineering Toolkit - CPU frontend uarch research framework☆14Updated this week
- A simple AXI4 DMA unit written in SpinalHDL.☆18Apr 18, 2020Updated 6 years ago
- LLM-DSE: Searching Accelerator Parameters with LLM Agents☆19May 22, 2025Updated last year
- Berkeley's Spatial Array Generator☆1,549Updated this week
- Latest PyTorch Implementation of DeltaGRU & DeltaLSTM that Exploits Temporal Sparsity in Sequential Data☆18Sep 30, 2023Updated 3 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆47Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- [DATE 2025] Official implementation and dataset of AIrchitect v2: Learning the Hardware Accelerator Design Space through Unified Represen…☆22Jan 17, 2025Updated last year
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 9 years ago
- A linker for partial GPU kernels.☆47Oct 28, 2026Updated last week
- ☆37Mar 20, 2025Updated last year
- A simple, fast local viewer for your Claude Code sessions.☆18Oct 8, 2025Updated last year
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆35Jun 5, 2024Updated 2 years ago
- 全国大学生嵌入式芯片与系统设计竞赛-FPGA 创新设计大赛AMD命题式基础赛道初赛决赛作品合集（全国一等奖）☆35Aug 17, 2026Updated 2 months ago
- Spawn thousands of sub-agents in parallel☆14Aug 10, 2026Updated 2 months ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆38Dec 24, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Accelerator RTL inspired by VEGETA [HPCA'23] and MicroScopiQ [ISCA'25]☆17Nov 11, 2025Updated 11 months ago
- PyTorchSim is a Comprehensive, Fast, and Accurate NPU Simulation Framework☆149Updated this week
- A simple GUI to tie together FPGA synthesis, place and route, timing analysis, layout vs schematic and bitstreams☆22Updated this week
- ☆17Updated this week
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆21Oct 10, 2024Updated 2 years ago
- client.dev microsite☆18Apr 13, 2026Updated 6 months ago
- A fast AWS S3 browser, with inspiration from s5cmd☆14May 29, 2026Updated 5 months ago