A smart watch based on STM32F405RGT6.
☆14Dec 27, 2023Updated 2 years ago
Alternatives and similar repositories for ZeptoWatch
Users that are interested in ZeptoWatch are comparing it to the libraries listed below
Sorting:
- Experiment reports for Digital System Designing.☆13May 8, 2023Updated 2 years ago
- A pseudo Minecraft game running on Artix-7 FPGA in VHDL. Also the final project for SUSTech EE332-Digital-System-Designing.☆93Jan 10, 2024Updated 2 years ago
- Experiment reports for the course Signals and Systems.☆17Sep 4, 2022Updated 3 years ago
- Unofficial ShaderToy live viewer☆15Jul 30, 2025Updated 7 months ago
- ☆87Sep 2, 2025Updated 6 months ago
- Typst template for theses in Southern University of Science and Technology (SUSTech).☆29May 14, 2025Updated 9 months ago
- ☆14Aug 4, 2021Updated 4 years ago
- ☆11Nov 13, 2022Updated 3 years ago
- 把b站字幕一次性全部显示或下载☆42Jul 25, 2025Updated 7 months ago
- ☆10Nov 4, 2022Updated 3 years ago
- Project of an integrated UART: RTL, Verification, Physical Implementation (Innovus) and GDSII.☆16May 28, 2021Updated 4 years ago
- flask and litegraph.js☆11Jun 10, 2021Updated 4 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 4 years ago
- ☆11Mar 10, 2023Updated 2 years ago
- STM32H743/750 C++库项目☆13Dec 13, 2025Updated 2 months ago
- 记录一下夏季学期计算机设计与实践课上写的RISC-V单周期CPU和RISC-V五级流水线CPU☆14Sep 7, 2021Updated 4 years ago
- A Lua implementation of C interpreter PicoC☆12Jul 23, 2021Updated 4 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- ☆20Aug 22, 2022Updated 3 years ago
- HDL components to build a customized Wishbone crossbar switch☆14May 30, 2019Updated 6 years ago
- My blog☆11Jul 6, 2025Updated 8 months ago
- RiscSoC 是一个芯片集成项目,包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成,部分 SoC 使用的自己设计的内核☆12Apr 26, 2022Updated 3 years ago
- Java Project MineSweeper Source Code☆13Jun 2, 2021Updated 4 years ago
- Digital Signal Processing LABs for SUSTECH 2020 FALL (EE323).☆15Jan 2, 2021Updated 5 years ago
- Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920☆28Feb 10, 2026Updated 3 weeks ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆16Jun 20, 2022Updated 3 years ago
- Pan's 1st Gen RISC-V SoC, contains a 12T multicycle RISC-V32ia core, with an EMIF-like simple bus☆16Oct 21, 2020Updated 5 years ago
- 小彭老师推出 SyCL 2020 课程(施工中,日后会在直播中放出)☆15Sep 3, 2023Updated 2 years ago
- ☆19Aug 11, 2022Updated 3 years ago
- Hardware Formal Verification☆17Aug 10, 2020Updated 5 years ago
- ☆18Nov 18, 2024Updated last year
- ROS package for geometric-semantic segmentation of RGB-D sequences.☆14Oct 19, 2021Updated 4 years ago
- A Large-Scale Automated Program Repair Benchmark of Real-World LLVM Middle-End Bugs☆22Feb 12, 2026Updated 3 weeks ago
- ☆16Apr 21, 2019Updated 6 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆20Jul 29, 2014Updated 11 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Feb 25, 2019Updated 7 years ago
- 南方科技大学本科生毕业论文 LaTeX 模板☆300Feb 7, 2026Updated 3 weeks ago
- C++ Compile-Time eValuator for scheme☆21Jun 29, 2020Updated 5 years ago