Gralerfics / ZeptoWatchLinks
A smart watch based on STM32F405RGT6.
☆14Updated 2 years ago
Alternatives and similar repositories for ZeptoWatch
Users that are interested in ZeptoWatch are comparing it to the libraries listed below
Sorting:
- A pseudo Minecraft game running on Artix-7 FPGA in VHDL. Also the final project for SUSTech EE332-Digital-System-Designing.☆89Updated 2 years ago
- The automation major at SUSTech. Courses, competitions, further studies, and employment related to the automation major. 南科大自动化专业非官方主页☆21Updated 4 months ago
- 一些相对完整的项目、课程设计仓库索引。☆17Updated last year
- ☆83Updated 4 months ago
- NJU Virtual Board☆297Updated 4 months ago
- An exquisite superscalar RV32GC processor.☆164Updated 11 months ago
- Experiment reports for the course Signals and Systems.☆17Updated 3 years ago
- A lightweight IDE that supports verilog simulation and RISC-V code compilation☆54Updated 3 years ago
- Experiment reports for Digital System Designing.☆12Updated 2 years ago
- 这个仓库归档了南方科技大学本科电子相关课程的优秀项目和学习参考资料。Here we archive high-quality projects & study references for SUSTech Dept of EEE undergraduates.☆140Updated 5 months ago
- SUSTech CS202 (Computer Organization) Project, with CPU hardware implemented in Chisel(Scala) and software cross-compiled from Rust.☆34Updated 2 years ago
- ☆159Updated 3 weeks ago
- 在vscode上的数字设计开发插件☆392Updated 2 years ago
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆62Updated last year
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆72Updated 2 years ago
- 为了更好地帮助后来的同学参加龙芯杯,草拟了这份建议,望对后来人有所帮助☆134Updated 5 years ago
- ☆21Updated 7 months ago
- 在STM32上实现MPU6050的DMP固件姿态融合☆11Updated 4 years ago
- Pure FPGA implementation of music spectrum and waveform display, supporting background image loading from an SD card,FIR filtering-based …☆28Updated 11 months ago
- ☆40Updated 2 years ago
- 一生一芯的信息发布和内容网站☆136Updated 2 years ago
- ☆64Updated 11 months ago
- Standardized compatibility layer for operating systems and peripheral devices written in C++.☆29Updated last week
- ☆30Updated 6 months ago
- ☆86Updated 3 weeks ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆82Updated 2 years ago
- FPGA实现各种小游戏,学习并快乐着☆78Updated 3 years ago
- ☆217Updated 3 months ago
- 全国大学生电子设计竞赛(National Undergraduate Electronics Design Contest)工具箱☆32Updated 6 years ago