Gralerfics / ZeptoWatchLinks
A smart watch based on STM32F405RGT6.
☆14Updated 2 years ago
Alternatives and similar repositories for ZeptoWatch
Users that are interested in ZeptoWatch are comparing it to the libraries listed below
Sorting:
- A pseudo Minecraft game running on Artix-7 FPGA in VHDL. Also the final project for SUSTech EE332-Digital-System-Designing.☆90Updated 2 years ago
- The automation major at SUSTech. Courses, competitions, further studies, and employment related to the automation major. 南科大自动化专业非官方主页☆21Updated 5 months ago
- 一些相对完整的项目、课程设计仓库索引。☆17Updated last year
- Experiment reports for Digital System Designing.☆12Updated 2 years ago
- Experiment reports for the course Signals and Systems.☆17Updated 3 years ago
- ☆83Updated 4 months ago
- SUSTech CS202 (Computer Organization) Project, with CPU hardware implemented in Chisel(Scala) and software cross-compiled from Rust.☆34Updated 2 years ago
- AD9959 Driver for STM32☆23Updated 6 months ago
- 这个仓库归档了南方科技大学本科电子相关课程的优秀项目和学习参考资料。Here we archive high-quality projects & study references for SUSTech Dept of EEE undergraduates.☆140Updated 2 weeks ago
- ☆28Updated 4 years ago
- A lightweight IDE that supports verilog simulation and RISC-V code compilation☆54Updated 3 years ago
- NJU Virtual Board☆297Updated 4 months ago
- ☆160Updated last month
- An exquisite superscalar RV32GC processor.☆165Updated last year
- ☆64Updated last year
- 在vscode上的数字设计开发插件☆394Updated 3 years ago
- 不用校园卡开南科大宿舍门hack sustech dormitory door☆28Updated 2 years ago
- ☆86Updated last month
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆73Updated 3 years ago
- Verilog formatter☆199Updated 2 years ago
- 为了更好地帮助后来的同学参加龙芯杯,草拟了这份建议,望对后来人有所帮助☆134Updated 5 years ago
- Standardized compatibility layer for operating systems and peripheral devices written in C++.☆36Updated this week
- The project includes codes, specification, presentation and other information.☆26Updated 5 years ago
- This project utilizes the Digital circuit simulation software,to build a CPU that supports a simple instruction set and simple peripheral…☆77Updated 9 months ago
- ☆228Updated 4 years ago
- FPGA实现各种小游戏,学习并快乐着☆78Updated 3 years ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated last year
- 一生一芯的信息发布和内容网站☆136Updated 2 years ago
- 电子科技大学电子科协资源库☆19Updated 4 months ago
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆62Updated last year