Edragon / FPGA_DOCS
☆129Updated 5 years ago
Alternatives and similar repositories for FPGA_DOCS
Users that are interested in FPGA_DOCS are comparing it to the libraries listed below
Sorting:
- Integrated_Circuits_and_Semiconductor 集成电路设计与半导体物理器件书籍☆87Updated 2 years ago
- 《FPGA应用开发和仿真》(机械工业出版社2018年第1版 ISBN:9787111582786)的源码。Source Code of the book FPGA Application Development and Simulation(CHS).☆131Updated 6 months ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆61Updated 2 years ago
- Vivado诸多IP,包括图像处理等☆208Updated 9 months ago
- 数字IC设计 学习笔记☆135Updated 3 years ago
- ☆218Updated 4 years ago
- 在vscode上的数字设计开发插件☆373Updated 2 years ago
- AXI协议规范中文翻译版☆149Updated 2 years ago
- ☆77Updated last month
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆106Updated 2 years ago
- ☆165Updated last year
- This project utilizes the Digital circuit simulation software,to build a CPU that supports a simple instruction set and simple peripheral…☆62Updated last month
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆593Updated last year
- ☆144Updated 2 weeks ago
- FPGA的学习路线与书籍整理☆40Updated last year
- Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC(精简指令集)CPU(中央处理器)简单结构和Verilog实现。☆145Updated 6 years ago
- CPU Design Based on RISCV ISA☆107Updated 11 months ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆89Updated 7 years ago
- An exquisite superscalar RV32GC processor.☆156Updated 4 months ago
- Collect some IC textbooks for learning.☆137Updated 2 years ago
- AZPR cpu.《CPU自制入门》附录的Verilog代码,其中的日文注释翻译成了中文。☆40Updated 5 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆236Updated 4 years ago
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆138Updated 5 years ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆80Updated 4 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆155Updated last year
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆348Updated last year
- FPGA☆123Updated 5 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆202Updated last year
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆99Updated 7 months ago
- SpinalHDL-tutorial based on Jupyter Notebook☆135Updated 11 months ago