☆152Nov 7, 2019Updated 6 years ago
Alternatives and similar repositories for FPGA_DOCS
Users that are interested in FPGA_DOCS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- HDL & FPGA 学习和规范。CC-BY-NC-SA 4.0。☆16Jun 9, 2023Updated 3 years ago
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- ZLGCAN (CAN 2.0 / CANFD) Library for LabVIEW(2018)☆11May 28, 2020Updated 6 years ago
- ☆18Dec 29, 2023Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- stm32 use uart iap, protocol is ymodem☆15Dec 4, 2020Updated 5 years ago
- Leaninig OpenCV 学习笔记，源码。☆11Nov 23, 2018Updated 7 years ago
- TMMA: A Tiled Matrix Multiplication Accelerator for Self-Attention Projections in Transformer Models, optimized for edge deployment on Xi…☆34Apr 7, 2026Updated 2 months ago
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆35Dec 4, 2025Updated 6 months ago
- This is a software reference code to implement the FPGA remote debug feature. User will compile the reference code into a user space appl…☆15Feb 28, 2026Updated 3 months ago
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆5,478May 15, 2022Updated 4 years ago
- L2 R4: Qualcomm Bluetooth Audio SoC（CSR8675）☆11Jan 22, 2023Updated 3 years ago
- ☆19Jul 19, 2018Updated 7 years ago
- ☆15Feb 27, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A DAG processor and compiler for a tree-based spatial datapath.☆16Aug 24, 2022Updated 3 years ago
- ☆27Dec 30, 2018Updated 7 years ago
- Verilog Sigmoid and Tanh functions which can be configured and added to your neural network project☆16Mar 9, 2020Updated 6 years ago
- STM32F103 驱动ESP8266(ESP-01)模块☆11May 1, 2019Updated 7 years ago
- 适用于FPGA——利用串口通信接收幅度频率信息数据帧，控制DA输出相应正弦信号☆10Jul 10, 2019Updated 6 years ago
- ☆18Mar 24, 2017Updated 9 years ago
- The AX7Z035B board is suitable for PCIe, video image processing, fiber/Ethernet communication, etc.☆21Apr 2, 2024Updated 2 years ago
- 基于Verilog实现的串口发送程序，带奇偶校验位。☆12Aug 23, 2019Updated 6 years ago
- Chinese Guide for Alveo Getting Started☆12May 18, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆38Sep 17, 2024Updated last year
- Translate the source code of Veriog version to Spinalhdl version☆10Jul 1, 2021Updated 4 years ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆24Jul 12, 2023Updated 2 years ago
- The FPGA design for the FreeSRP's Artix 7 FPGA☆26Apr 12, 2017Updated 9 years ago
- Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor / viewer host utility.☆12Jan 15, 2022Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated 2 years ago
- Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration (FPT 2022)☆15Mar 21, 2024Updated 2 years ago
- ☆13May 21, 2019Updated 7 years ago
- FPGA with Xilinx Vitis HLS, Vivado, Vitis, and ZYNQ board. Working with HLS, Matrix Multiplier with HLS☆16Mar 1, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Documentation for Chinese ALTERA Cyclone IV EP4CE6 FPGA Development Board☆34May 8, 2022Updated 4 years ago
- Code repository for Coppelia tool☆24Nov 12, 2020Updated 5 years ago
- Electronic control of microscope elements (camera/laser triggering, TTL, PWM, servos, analog i/o) based on affordable FPGAs, integrated w…☆24Feb 27, 2023Updated 3 years ago
- Try to make a ST-LINK/V2-1 compatible bootloader based on ChibiOS/RT☆12May 15, 2018Updated 8 years ago
- 数字IC设计 学习笔记☆171Jan 26, 2022Updated 4 years ago
- 在《计算机图形学基础》（孔令德）改版教材中的12个经典案列☆18Apr 26, 2020Updated 6 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆19Feb 20, 2019Updated 7 years ago