Edragon / FPGA_DOCS
☆118Updated 5 years ago
Alternatives and similar repositories for FPGA_DOCS:
Users that are interested in FPGA_DOCS are comparing it to the libraries listed below
- Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC(精简指令集)CPU(中央处理器)简单结构和Verilog实现。☆145Updated 6 years ago
- Integrated_Circuits_and_Semiconductor 集成电路设计与半导体物理器件书籍☆86Updated 2 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆153Updated last year
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆60Updated 2 years ago
- ☆142Updated last month
- 《FPGA应用开发和仿真》(机械工业出版社2018年第1版 ISBN:9787111582786)的源码。Source Code of the book FPGA Application Development and Simulation(CHS).☆130Updated 5 months ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆103Updated 2 years ago
- ☆29Updated 6 years ago
- ☆73Updated last month
- 在vscode上的数字设计开发插件☆361Updated 2 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆57Updated 3 years ago
- AZPR cpu.《CPU自制入门》附录的Verilog代码,其中的日文注释翻译成了中文。☆39Updated 4 years ago
- 数字IC设计 学习笔记☆129Updated 3 years ago
- Collect some IC textbooks for learning.☆127Updated 2 years ago
- ☆216Updated 4 years ago
- ☆141Updated 7 months ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆68Updated 3 years ago
- ☆148Updated last year
- This project utilizes the Digital circuit simulation software,to build a CPU that supports a simple instruction set and simple peripheral…☆54Updated 3 months ago
- AXI协议规范中文翻译版☆141Updated 2 years ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆63Updated 2 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆148Updated 5 months ago
- NJU Virtual Board☆267Updated 3 months ago
- CPU Design Based on RISCV ISA☆99Updated 9 months ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆23Updated last year
- Cortex M0 based SoC☆71Updated 3 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆86Updated 7 years ago
- A simple RISC-V CPU written in Verilog.☆62Updated 7 months ago
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆347Updated last year
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆234Updated 3 years ago