Agent Skill for creating UESTC course report templates for Claude Code and Codex
☆29May 8, 2026Updated 3 months ago
Alternatives and similar repositories for uestcreport-skill
Users that are interested in uestcreport-skill are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 简单的未优化的SRT除法器☆12Jun 16, 2024Updated 2 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆15Dec 23, 2022Updated 3 years ago
- Attentionlego☆13Jan 24, 2024Updated 2 years ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Aug 9, 2026Updated last week
- 《“笨方法”学Python3》☆16Jan 15, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Speech corpora for the speech recognition evaluation system☆21Mar 20, 2018Updated 8 years ago
- ☆15Mar 22, 2024Updated 2 years ago
- 复微杯☆18Aug 7, 2024Updated 2 years ago
- Deploy llama2.c on the OpenLA500 SoC with custom AI accelerator (FPGA)☆23Jun 16, 2026Updated 2 months ago
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆34Aug 9, 2024Updated 2 years ago
- 大三上做的本科毕设，包含BNN的替代梯度训练，verilog电路实现，完成180nm工艺流片。☆27Jun 30, 2025Updated last year
- 该项目主要展示了一般的claude code配置方法，并结合官方插件，将claude code嵌入vscode中，此外，实现了claude code与matlab之间的通信，并集成在vscode中，从而达到自动matlab代码编辑，脚本生成，结果保存，代码自动debug等功…☆27May 22, 2026Updated 2 months ago
- Hardware Design and Verification of a configurable and parametrized 50th order low-pass FIR filter starting from MATLAB Modeling to Veril …☆32Mar 4, 2023Updated 3 years ago
- Open IP in Hardware Description Language.☆32Sep 4, 2023Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Bilinear interpolation realizes image scaling based on FPGA☆33Jul 11, 2020Updated 6 years ago
- 包含了SOC设计中的通用IP，如外设、总线结构、基础、验证等☆148Apr 30, 2026Updated 3 months ago
- 伴伴學 RISC-V RV32I Architecture CPU☆32Sep 23, 2022Updated 3 years ago
- ☆43Jul 28, 2025Updated last year
- Clarvi simple RISC-V processor for teaching☆58Aug 25, 2017Updated 8 years ago
- ☆55Jan 14, 2021Updated 5 years ago
- ☆62Feb 18, 2019Updated 7 years ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆66Jun 1, 2022Updated 4 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆111Updated this week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- FPGA实现简单的图像处理算法☆81Mar 26, 2023Updated 3 years ago
- AXI总线连接器☆109Mar 26, 2020Updated 6 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆133Dec 17, 2023Updated 2 years ago
- 我的数字IC厂库：Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆123Dec 15, 2021Updated 4 years ago
- A collection of great digital IC project/tutorial/website etc..☆163May 10, 2022Updated 4 years ago
- AI-powered post-writing toolkit for academic papers — format validation, grammar/style polishing, de-AI editing, reference checking, and …☆422Aug 10, 2026Updated last week
- riscv指令集，单周期以及五级流水线CPU☆133Jan 6, 2025Updated last year
- ☆241Jun 18, 2026Updated 2 months ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆154Jul 22, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- fpbrowser2api插件框架-支持veo3.1、seedance2.0、omni flash、grok、nana banana、sora2、gpt-image2，QQ交流群：1035463132☆278Aug 8, 2026Updated last week
- Pipeline FFT Implementation in Verilog HDL☆173Apr 14, 2019Updated 7 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆192Jun 20, 2024Updated 2 years ago
- 专业的 LaTeX 简历模板，专为大模型与 Agent 算法工程师设计 | Professional LaTeX resume template for LLM & Agent algorithm engineers☆396Updated this week
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆244Updated this week
- Parametric AXI4 crossbar in SystemVerilog☆241May 25, 2026Updated 2 months ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆265Mar 24, 2024Updated 2 years ago