Agent Skill for creating UESTC course report templates for Claude Code and Codex
☆29May 8, 2026Updated 4 months ago
Alternatives and similar repositories for uestcreport-skill
Users that are interested in uestcreport-skill are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 简单的未优化的SRT除法器☆13Jun 16, 2024Updated 2 years ago
- all kind of notes, I maybe sort this in the future☆13Aug 29, 2025Updated last year
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Aug 9, 2026Updated last month
- ☆15Mar 22, 2024Updated 2 years ago
- SystemVerilog Implementations of CUDA/TensorCore/TPU GEMM Operations☆21Apr 12, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Deploy llama2.c on the OpenLA500 SoC with custom AI accelerator (FPGA)☆24Jun 16, 2026Updated 3 months ago
- Write a CPU from scratch! (5-stage pipeline & 2-way-cache)☆20Jul 18, 2019Updated 7 years ago
- Design a Low-cost-AI-Accelerator based on Google's Tensor Processing Unit Version 1 in TSMC 16nm☆23Sep 8, 2026Updated 2 weeks ago
- ☆20Feb 10, 2025Updated last year
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆34Aug 9, 2024Updated 2 years ago
- ☆30Jun 19, 2025Updated last year
- 大三上做的本科毕设，包含BNN的替代梯度训练，verilog电路实现，完成180nm工艺流片。☆28Jun 30, 2025Updated last year
- ☆48Aug 10, 2025Updated last year
- Open IP in Hardware Description Language.☆32Sep 4, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An educational Operating system written by Jack Wang.☆28Mar 18, 2023Updated 3 years ago
- 包含了SOC设计中的通用IP，如外设、总线结构、基础、验证等☆151Sep 17, 2026Updated last week
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆39Aug 13, 2024Updated 2 years ago
- ☆95Sep 12, 2026Updated 2 weeks ago
- 128KB AXI cache (32-bit in, 256-bit out)☆59May 10, 2021Updated 5 years ago
- ☆56Jan 14, 2021Updated 5 years ago
- ☆62Feb 18, 2019Updated 7 years ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆66Jun 1, 2022Updated 4 years ago
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆76Aug 10, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 龙芯杯个人赛工具包（适用于个人赛的golden_trace工具）☆66Mar 6, 2024Updated 2 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆119Sep 12, 2026Updated 2 weeks ago
- FPGA实现简单的图像处理算法☆86Mar 26, 2023Updated 3 years ago
- An AI accelerator implementation with Xilinx FPGA☆124Sep 3, 2026Updated 3 weeks ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆177Jul 25, 2019Updated 7 years ago
- A collection of great digital IC project/tutorial/website etc..☆170May 10, 2022Updated 4 years ago
- 符合nature论文学术表达和科研绘图的Skill☆44,802Updated this week
- riscv指令集，单周期以及五级流水线CPU☆135Jan 6, 2025Updated last year
- Research tooling for evaluating SSO referral-flow abuse resistance, quota behavior, and activation telemetry in authorized test environme…☆241Jun 18, 2026Updated 3 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆157Jul 22, 2025Updated last year
- An ML engineering plugin for your coding agents.☆195Mar 17, 2026Updated 6 months ago
- fpbrowser2api插件框架-支持veo3.1、seedance2.0、omni flash、grok、nana banana、sora2、gpt-image2，QQ交流群：1035463132☆299Sep 12, 2026Updated 2 weeks ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆196Jun 20, 2024Updated 2 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆238Jul 3, 2026Updated 2 months ago
- Integrated_Circuits_and_Semiconductor 集成电路设计与半导体物理器件书籍☆213May 31, 2022Updated 4 years ago
- A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation☆214Apr 14, 2024Updated 2 years ago