Multi-cycle pipelined ARM-LEGv8 CPU with Forwarding and Hazard Detection.
☆34Jan 1, 2022Updated 4 years ago
Alternatives and similar repositories for ARMLEG
Users that are interested in ARMLEG are comparing it to the libraries listed below
Sorting:
- Verilog Implementation of an ARM LEGv8 CPU☆113Oct 3, 2018Updated 7 years ago
- LEGv8 CPU implementation and some tools like a LEGv8 assembler☆33Nov 28, 2020Updated 5 years ago
- Linux kernel modules written in Rust☆28Nov 12, 2021Updated 4 years ago
- The best rtl_uart in github! This is a UART design based on AXI Stream/Ready Vallid protocol. Support parameterized data bit width, clock…☆11May 8, 2025Updated 10 months ago
- to study xilinx fpga using Zybo Z7-20 board☆14Mar 13, 2024Updated last year
- Fork from Blender Cycles☆35Feb 25, 2026Updated last week
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Jun 21, 2023Updated 2 years ago
- A high-performance C++20 cache simulator with power/area modeling, MESI coherence, prefetching, and multi-level hierarchy support for arc…☆12Feb 10, 2026Updated 3 weeks ago
- A simple implementation about LEGv8 instruction set using Verilog HDL.☆11May 8, 2022Updated 3 years ago
- This repo is an API Restful to create a Starwars character. Here I use SQLModel as ORM and FAST API as web service framework. Also I pres…☆11Aug 1, 2022Updated 3 years ago
- The ASN.1 Compiler☆10Nov 14, 2023Updated 2 years ago
- Accelerating the regular expression matching on FPGA for applications in Networking and Bioinformatics.☆13Nov 24, 2017Updated 8 years ago
- This project hosts scripts to generate flat tables derived from OpenMRS data used for reporting purposes.☆11Nov 5, 2025Updated 4 months ago
- ☆12Oct 29, 2012Updated 13 years ago
- FIFO implementation with different clock domains for read and write.☆14Aug 17, 2021Updated 4 years ago
- An online click game written in golang that deliberately contains vulnerabilities for learning purposes.☆15Dec 29, 2025Updated 2 months ago
- FPGA raycaster engine written in verilog☆12Apr 19, 2019Updated 6 years ago
- Verilog RTL Implementation of DNN☆10Jun 26, 2018Updated 7 years ago
- Backport of SliverStager to work with DotNetToJScript for vba☆16Aug 9, 2024Updated last year
- TinyBasic implementation in Racket (WIP)☆13Apr 25, 2025Updated 10 months ago
- xv6 ported to x86_64.☆10Jan 9, 2021Updated 5 years ago
- This is DreamOS C Version by lizhirui since 2021-05-18☆10Aug 23, 2021Updated 4 years ago
- FIR Filter in Verilog☆15Nov 17, 2019Updated 6 years ago
- Experimental linux kernel module to mirror evdev inputs☆16Aug 1, 2020Updated 5 years ago
- This is the repository for the tutorial that teaches how to set up a Universal application using Django and Nuxt.js☆11Feb 10, 2019Updated 7 years ago
- A small GUI library for X11 environment☆18Feb 27, 2025Updated last year
- ☆12Jan 13, 2025Updated last year
- APB Timer Unit☆13Oct 30, 2025Updated 4 months ago
- creates docker image for analysis of crash dump and generates the first pass dump analysis report from the docker image☆20Jul 27, 2017Updated 8 years ago
- A FreeBSD kernel rootkit.☆15Apr 14, 2020Updated 5 years ago
- Professional C++ Fourth Edition source code☆12Apr 26, 2018Updated 7 years ago
- Files and notes for the "STM32 for Arduino Users" workshop at HackerHotel 2020☆12Feb 16, 2020Updated 6 years ago
- ☆13Dec 20, 2025Updated 2 months ago
- ☆17Jun 19, 2021Updated 4 years ago
- Yocto meta-layer for Lichee Pi Nano☆13Nov 8, 2022Updated 3 years ago
- Some beginner projects using verilog HDL, along with some documentation on basic syntax☆13Jun 13, 2021Updated 4 years ago
- ☆12Jun 5, 2024Updated last year
- Milk-V Vega Official buildroot SDK☆14Nov 25, 2024Updated last year
- The Open-Source Engineering Process WG examines how software engineering processes can be used to facilitate the certification of safety-…☆13May 19, 2025Updated 9 months ago