Multi-cycle pipelined ARM-LEGv8 CPU with Forwarding and Hazard Detection.
☆39Jan 1, 2022Updated 4 years ago
Alternatives and similar repositories for ARMLEG
Users that are interested in ARMLEG are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog Implementation of an ARM LEGv8 CPU☆116Oct 3, 2018Updated 7 years ago
- My RV64 CPU (Work in progress)☆19Dec 22, 2022Updated 3 years ago
- TinyBasic implementation in Racket (WIP)☆14Apr 25, 2025Updated last year
- Simple X11 based desktop pager☆10Mar 29, 2025Updated last year
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆27Apr 24, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The best rtl_uart in github! This is a UART design based on AXI Stream/Ready Vallid protocol. Support parameterized data bit width, clock…☆12May 8, 2025Updated last year
- Personal plan9port configuration and scripts.☆12May 13, 2026Updated 3 months ago
- Render text messages to the screen with minimal dependencies☆12Dec 31, 2018Updated 7 years ago
- 包括同步FIFO（输入输出位宽相同），异步FIFO（输入输出位宽相同），异步FIFO（能实现输出数据位宽是输入数据位宽的1/2或2倍）☆25Nov 7, 2022Updated 3 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆19Aug 14, 2026Updated 2 weeks ago
- Browser-based Arm micro-architecture simulator with single-cycle and pipelined CPU visualization (educational, simulator)☆142Jun 13, 2025Updated last year
- Loop over multiple A-B points in mpv.☆18Nov 29, 2020Updated 5 years ago
- Motif version of the classic X File Manager (XFM)☆21Nov 20, 2022Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Locate Args and Execute☆19Jul 23, 2026Updated last month
- Linux kernel modules written in Rust☆31Nov 12, 2021Updated 4 years ago
- A cycle accurate emulator for the 6502 microprocessor☆20Oct 1, 2023Updated 2 years ago
- 基于树莓派3构建一个 操作系统的系列教程☆13Jun 19, 2018Updated 8 years ago
- desktop pager for X11☆13Jan 7, 2025Updated last year
- X11 experiments☆19Sep 2, 2019Updated 7 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆38Jun 21, 2023Updated 3 years ago
- CPU Emulator for ARMv7☆14Jun 7, 2022Updated 4 years ago
- Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)☆18Jun 13, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Instrumentation CPU profiler for Linux and macOS applications☆22Jun 27, 2026Updated 2 months ago
- Qemu tracing plugin using SimPoints☆18Sep 12, 2024Updated last year
- NoC simulation using gem5 (a simple tul)☆16Mar 23, 2024Updated 2 years ago
- hk: Set temporary X11 hotkeys☆27May 14, 2026Updated 3 months ago
- Minimalist session manager and a /toolchest/ like application launcher for Unix/X11.☆24Aug 14, 2026Updated 2 weeks ago
- Cycle-accurate ARMv6-M simulator☆16Feb 9, 2018Updated 8 years ago
- Compact and straightforward file manager for Unix X11/Motif.☆33Updated this week
- A Ratpoison 'taskbar'☆18Apr 21, 2024Updated 2 years ago
- A Plan9-inspired, mouse-oriented, graphical menu, which works with the standard input.☆17Apr 15, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆20Jun 24, 2021Updated 5 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆16Mar 23, 2022Updated 4 years ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆22Dec 3, 2020Updated 5 years ago
- This is where gem5 based DRAM cache models live.☆20Mar 23, 2023Updated 3 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆24Aug 10, 2018Updated 8 years ago
- A transaction level model of a PCI express root complex implemented in systemc☆23Jun 16, 2014Updated 12 years ago
- An standalone execution trace library built on DynamoRIO.☆23Jul 4, 2022Updated 4 years ago