zhangxin00 / thermalscopeLinks
Proof-of-concept implementation for the paper "ThermalScope: A Practical Interrupt Side Channel Attack Based On Thermal Event Interrupts" (DAC'24)
☆12Updated 6 months ago
Alternatives and similar repositories for thermalscope
Users that are interested in thermalscope are comparing it to the libraries listed below
Sorting:
- Proof-of-concept implementation for the paper "SegScope: Probing Fine-grained Interrupts via Architectural Footprints" (HPCA'24)☆19Updated 5 months ago
- Proof-of-concept implementation for the paper "(M)WAIT for It: Bridging the Gap between Microarchitectural and Architectural Side Channel…☆26Updated last year
- Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)☆24Updated last year
- Proof-of-Concept of the Frontal Attack☆10Updated last year
- LLVM Implementation of different ShadowStack schemes for x86_64☆38Updated 5 years ago
- Proof-of-concept implementation for the paper "Efficient and Generic Microarchitectural Hash-Function Recovery" (IEEE S&P 2024)☆30Updated last year
- RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)☆21Updated 6 years ago
- CIPHERH: Automated Detection of Ciphertext Side-channel Vulnerabilities in Cryptographic Implementations☆13Updated last year
- ☆10Updated 4 years ago
- HW interface for memory caches☆28Updated 5 years ago
- Artifacts for the paper "KSplit: Automating Device Driver Isolation"☆11Updated 3 years ago
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆21Updated 2 years ago
- A POSIX Filesystem for Enclaves with a Mechanized Safety Proof☆17Updated 5 years ago
- Commodity Obfuscation Engine for Intel SGX☆20Updated 5 years ago
- Microscope: Enabling Microarchitectural Replay Attacks☆19Updated 4 years ago
- ☆12Updated 3 years ago
- Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores☆16Updated last week
- Compiler-based tool that protects Intel SGX applications against controlled-channel attacks☆27Updated 8 years ago
- Tool for inferring cache replacement policies with automata learning. Uses LearnLib and Sketch.☆16Updated 5 years ago
- ☆22Updated 3 months ago
- Tests for verifying compliance of RMM implementations☆18Updated 3 months ago
- Code repository for the research paper "A Systematic Look at Ciphertext Side Channels on AMD SEV-SNP"☆13Updated 3 years ago
- ☆16Updated 2 years ago
- Implementation of the Reusable Enclaves paper☆14Updated last year
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆20Updated 4 years ago
- ☆13Updated 4 years ago
- ☆31Updated 2 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆25Updated 9 months ago
- Intra-Unikernel Isolation with Intel Memory Protection Keys☆12Updated 5 years ago
- ☆14Updated 3 years ago