vidor-libraries/VidorFPGA external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

vidor-libraries/VidorFPGA

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/vidor-libraries/VidorFPGA)

Close

vidor-libraries / VidorFPGAView on GitHubMore

• External links
• Readme badge

repository for Vidor FPGA IP blocks and projects

☆92Jul 28, 2018Updated 7 years ago

Alternatives and similar repositories for VidorFPGA

Users that are interested in VidorFPGA are comparing it to the libraries listed below

• vidor-libraries / VidorBitstream

  View on GitHub
  ☆72Jul 21, 2022Updated 3 years ago
• wd5gnr / VidorFPGA

  View on GitHub
  repository for Vidor FPGA IP blocks and projects
  ☆46Nov 1, 2018Updated 7 years ago
• vidor-libraries / USBBlaster

  View on GitHub
  ☆32Apr 17, 2023Updated 2 years ago
• vidor-libraries / VidorBoot

  View on GitHub
  VidorBoot distributable library repository - for issues/PR refer to
  ☆11Jul 20, 2018Updated 7 years ago
• rfquack / RFQuack-cli

  View on GitHub
  Command line interface client to RFQuack dongles
  ☆10Sep 23, 2022Updated 3 years ago
• myriadrf / xtrx-fpga-source

  View on GitHub
  The source code for the XTRX FPGA image
  ☆17Nov 19, 2022Updated 3 years ago
• MiSTer-devel / AtariLynx_MiSTer

  View on GitHub
  ☆13Feb 23, 2026Updated 2 weeks ago
• vpecanins / max1000-tutorial

  View on GitHub
  Tutorial and example projects for the Arrow MAX1000 FPGA board
  ☆56Jun 24, 2024Updated last year
• SpinalHDL / SpinalBaseProject-OLD-

  View on GitHub
  ☆10Dec 18, 2017Updated 8 years ago
• chipsalliance / f4pga-bitstream-viewer

  View on GitHub
  Tool for graphically viewing FPGA bitstream files and their connection to FASM features.
  ☆18Apr 6, 2022Updated 3 years ago
• oscimp / fpga_ip

  View on GitHub
  OscillatorIMP ecosystem FPGA IP sources
  ☆27Feb 22, 2026Updated 2 weeks ago
• HiveTracker / Kalman-Filter

  View on GitHub
  WIP: Kalman Filter + visualizations + enclosure
  ☆13Jul 5, 2020Updated 5 years ago
• A-T-Kristensen / patmos_HLS

  View on GitHub
  Hardware Accelerators (HwAs) constructed in Vivado HLS
  ☆20Jul 17, 2017Updated 8 years ago
• icebreaker-fpga / icebreaker-amaranth-examples

  View on GitHub
  This repository contains iCEBreaker examples for Amaranth HDL.
  ☆39Oct 31, 2023Updated 2 years ago
• Vidvox / VVOSCQueryProtocol

  View on GitHub
  Cocoa framework + test apps implementing OSC query proposal
  ☆19May 7, 2024Updated last year
• alto777 / LFSR

  View on GitHub
  Various linear feedback shift register sequencers for VCV Rack
  ☆18Feb 26, 2022Updated 4 years ago
• ZipCPU / wbscope

  View on GitHub
  A wishbone controlled scope for FPGA's
  ☆88Jan 12, 2024Updated 2 years ago
• fpga-logi / logi-hard

  View on GitHub
  All Logi specific HDL code (platform specific interface, extension boards, specific hdl, etc)
  ☆31Jan 25, 2016Updated 10 years ago
• jefflieu / recon

  View on GitHub
  The RECON project creates library for Nios II Microcontroller System and Tool chain. The library includes a collection of hardware config…
  ☆21Dec 31, 2018Updated 7 years ago
• paulscherrerinstitute / VivadoScripting

  View on GitHub
  Python Utilities to use Xilinx Vivado Tools from Python Scripts
  ☆22Oct 18, 2020Updated 5 years ago
• fupy / fupy.github.io

  View on GitHub
  Website for FPGA MicroPython (FuPy)
  ☆41Dec 30, 2018Updated 7 years ago
• micro-FPGA / engine-V

  View on GitHub
  SoftCPU/SoC engine-V
  ☆56Mar 19, 2025Updated 11 months ago
• CospanDesign / vivado-ip-cores

  View on GitHub
  IP Cores that can be used within Vivado
  ☆27May 18, 2021Updated 4 years ago
• mmicko / cross-fpga

  View on GitHub
  Cross compile FPGA tools
  ☆21Jan 4, 2021Updated 5 years ago
• ulx3s / quick-start

  View on GitHub
  ULX3S Quick Start
  ☆23Oct 8, 2020Updated 5 years ago
• cseed / cynth

  View on GitHub
  a simple C-to-Verilog compiler
  ☆51Apr 16, 2017Updated 8 years ago
• lbryio / lbrycrd-gpu

  View on GitHub
  Please use https://github.com/lbryio/sgminer-gm or https://github.com/lbryio/ccminer or https://github.com/lbryio/cpuminer instead.
  ☆22Jul 2, 2019Updated 6 years ago
• xn--nding-jua / Audioplayer

  View on GitHub
  FPGA-based MP3-Audioplayer based on Arduino MKR Vidor 4000 with Webserver-Control
  ☆57Aug 8, 2025Updated 7 months ago
• fpgadeveloper / zynqmp-hailo-ai

  View on GitHub
  Ref design combining the Zynq UltraScale+ MPSoC with the Hailo AI accelerator
  ☆34Feb 20, 2026Updated 2 weeks ago
• forflo / yodl

  View on GitHub
  A VHDL frontend for Yosys
  ☆104Feb 27, 2017Updated 9 years ago
• ogamespec / pops-gte

  View on GitHub
  PlayStation GTE Reversing
  ☆31Aug 10, 2020Updated 5 years ago
• scale-lab / DRUM

  View on GitHub
  The Verilog source code for DRUM approximate multiplier.
  ☆32May 4, 2023Updated 2 years ago
• f4pga / prjxray-db

  View on GitHub
  Project X-Ray Database: XC7 Series
  ☆74Dec 14, 2021Updated 4 years ago
• alberto-grl / 1bitSDR

  View on GitHub
  Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom
  ☆109May 21, 2020Updated 5 years ago
• FPGAwars / FPGA-peripherals

  View on GitHub
  Collection of open-source peripherals in Verilog
  ☆185May 3, 2022Updated 3 years ago
• Xinne / osc4py3

  View on GitHub
  ☆31Dec 27, 2021Updated 4 years ago
• takeshineshiro / fpga_fibre_scan

  View on GitHub
  本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互，CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程： 1. 链路初始化： 在上位机完成USB固件的下载，并读取…
  ☆29Nov 9, 2015Updated 10 years ago
• ultraembedded / core_dbg_bridge

  View on GitHub
  UART -> AXI Bridge
  ☆71Jul 1, 2021Updated 4 years ago
• CospanDesign / nysa-verilog

  View on GitHub
  Verilog Repository for GIT
  ☆35May 4, 2021Updated 4 years ago