LivXue / get-away-now
Get away from UCAS!!!
☆15Updated 2 years ago
Alternatives and similar repositories for get-away-now:
Users that are interested in get-away-now are comparing it to the libraries listed below
- 一份面向UCAS本科计算机科学与技术专业同学的基础指南☆28Updated last year
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆41Updated 4 years ago
- Real Time GPA Calculator for Undergraduate Students in UCAS☆15Updated 10 months ago
- ☆33Updated 5 years ago
- 中国科学院大学(UCAS)2020年春季学期计算机组成原理实验课作业☆15Updated 2 years ago
- Algorithm course at UCAS☆29Updated 3 weeks ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆122Updated 6 months ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆37Updated last year
- Naïve MIPS32 SoC implementation☆113Updated 4 years ago
- A softcore microprocessor of MIPS32 architecture.☆39Updated 6 months ago
- 为了更好地帮助后来的同学参加龙芯杯,草拟了这份建议,望对后来人有所帮助☆117Updated 4 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆71Updated last year
- Introduction to Computer Systems (II), Spring 2021☆48Updated 3 years ago
- Asymmetric dual issue in-order microprocessor.☆34Updated 5 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆45Updated last year
- ☆32Updated last year
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆38Updated 5 years ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. (第五届龙芯杯特等奖作…☆34Updated 2 years ago
- This repo is for experiment of UCAS Computer Network course☆27Updated 4 years ago
- 中国科学院大学 计算机组成原理FPGA实验课程 - "Five projects to better understand key principles of computer systems", UCAS Spring 2017 Session☆30Updated 7 years ago
- 一生一芯的信息发布和内容网站☆125Updated last year
- Online judge server for Verilog | verilogoj.ustc.edu.cn☆77Updated 6 months ago
- 2022年龙芯杯个人赛 单发射110M(含icache)☆43Updated 2 years ago
- Undergraduate Course Materials in UCAS, from 2017 to 2021☆18Updated 4 years ago
- A 32-bit 5-stage RISC-V pipeline processor core with traps, S privilege mode, virtual memory, cache, branch prediction and TLB. Powered b…☆12Updated 11 months ago
- 国科大计算机系本科课程经验总结☆14Updated 3 years ago
- 高级计算机体系结构2020,吴俊敏老师,中科大研究生课程☆58Updated 11 months ago
- ☆64Updated 2 months ago
- Our repository for NSCSCC☆18Updated last year