thinkoco / c5soc_opencl
DE1SOC DE10-NANO DE10-Standard OpenCL hardware that support VGA and desktop. And Some applications such as usb camera YUYV to RGB , Sobel and so on.
☆90Updated 4 years ago
Alternatives and similar repositories for c5soc_opencl:
Users that are interested in c5soc_opencl are comparing it to the libraries listed below
- ☆83Updated 4 years ago
- ☆62Updated 7 years ago
- ☆117Updated 3 years ago
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆105Updated 6 years ago
- Board files to build Ultra 96 PYNQ image☆154Updated 3 months ago
- This project is trying to create a base vitis platform to run with DPU☆47Updated 4 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆149Updated 5 years ago
- ☆122Updated 4 months ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)☆130Updated last year
- Hardware, Linux Driver and Library for the Zynq AXI DMA interface☆100Updated 6 years ago
- PYNQ, Neural network Language model, Overlay☆106Updated 5 years ago
- Kria Vitis platforms and overlays☆96Updated 2 weeks ago
- Build Customized FPGA Implementations for Vivado☆308Updated this week
- Formerly known as the 'reVISION Getting Started Guide', the Embedded Reference Platforms User Guide covers the embedded vision reference …☆11Updated last year
- RISC-V Integration for PYNQ☆170Updated 5 years ago
- Files used with hackster examples☆144Updated 4 years ago
- SDAccel Development Environment Tutorials☆108Updated 4 years ago
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆69Updated 3 years ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆253Updated last year
- DPU on PYNQ☆216Updated last year
- Avnet Board Definition Files☆132Updated 2 months ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆210Updated 5 years ago
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆102Updated 5 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆106Updated 4 years ago
- Caffe to VHDL☆67Updated 4 years ago
- ☆329Updated 4 years ago
- Xilinx Deep Learning IP☆92Updated 3 years ago
- PYNQ support and examples for Kria SOMs☆104Updated 7 months ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆141Updated 7 years ago
- ☆87Updated 4 years ago