DE1SOC DE10-NANO DE10-Standard OpenCL hardware that support VGA and desktop. And Some applications such as usb camera YUYV to RGB , Sobel and so on.
☆96Nov 7, 2020Updated 5 years ago
Alternatives and similar repositories for c5soc_opencl
Users that are interested in c5soc_opencl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- DE1SoC VGA and Audio☆10Jan 11, 2017Updated 9 years ago
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆116Jun 27, 2018Updated 8 years ago
- fork of altera yocto repository with opencv support☆12Dec 16, 2013Updated 12 years ago
- Toolchain for FPGA-based smart camera by Dream Team IP☆16Oct 8, 2018Updated 8 years ago
- Memory Benchmark for OpenCL-supported Intel FPGAs☆12Dec 25, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Connect a modern, high-resolution camera to an FPGA and easily develop your applications☆15Apr 10, 2026Updated 6 months ago
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,395Feb 14, 2022Updated 4 years ago
- A multiple interface (intel 8080, 3-wire SPI, DPI RGB ) 5 inch TFT LCD capacitive touch screen which is compatible with teraisc DE-serie…☆22Oct 18, 2020Updated 6 years ago
- A neural network built in Verilog for the DE1-SoC FPGA board for handwritten digit recognition.☆19Oct 11, 2019Updated 7 years ago
- Test for video output using the ADV7513 chip on a de10 nano board☆57Feb 14, 2019Updated 7 years ago
- Examples using the Cyclone V SoC chip☆118May 22, 2019Updated 7 years ago
- 🤖 SoCFPGA: Open-Source Embedded Linux Distribution with a highly flexible build system, developed for Intel (ALTERA) SoC-FPGAs (Cyclone …☆121Oct 18, 2021Updated 5 years ago
- Linux development repository for socfpga☆294Updated this week
- Tutorial for using the DE1-SoC/DE0-Nano-SoC boards for bare-metal and linux programming☆68Jan 15, 2019Updated 7 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- System on a Chip - Design for a stepper-motor-control with NIOS II/s µC on Cyclone IV/V FPGA☆11Dec 12, 2014Updated 11 years ago
- Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks☆630Jan 3, 2020Updated 6 years ago
- OpenCL HLS based CNN Accelerator on Intel DE10 Nano FPGA.☆82Oct 3, 2023Updated 3 years ago
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆32Dec 10, 2021Updated 4 years ago
- Open Source Layouts, Footprints, Schematics, Libraries, ... for Cadence Products☆12Sep 13, 2022Updated 4 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆20Apr 17, 2016Updated 10 years ago
- ☆16Jun 28, 2021Updated 5 years ago
- Interconnect Prototyping Assistant (IPA) is an interconnect modeling and generation framework built atop [MatchLib] (https://github.com/N…☆15Aug 20, 2024Updated 2 years ago
- Processing System Makefiles☆17Jul 8, 2026Updated 3 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆21Apr 16, 2022Updated 4 years ago
- autonomous driving contest reference kit☆10Dec 2, 2021Updated 4 years ago
- Implementing CNN code in CUDA and OpenCL to evaluate its performance on NVIDIA GPUs, AMD GPUs, and an FPGA platform.☆55Apr 25, 2017Updated 9 years ago
- Spector: An OpenCL FPGA Benchmark Suite☆50Feb 2, 2019Updated 7 years ago
- SSD in a single pytorch file☆10Mar 16, 2020Updated 6 years ago
- ☆12Dec 6, 2016Updated 9 years ago
- CadenceLib，orCAD,Allegro☆12Jan 20, 2020Updated 6 years ago
- FPGArduino binary☆14Aug 5, 2019Updated 7 years ago
- KPU - the RISC based Open Source CPU☆17Nov 4, 2017Updated 8 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Streaming video over USB using FT232H and Cyclone IV FPGA.☆15Feb 26, 2023Updated 3 years ago
- Hand written number classification done in hardware (De1-SoC board) using neural networks☆26Mar 21, 2018Updated 8 years ago
- photonSDI - an open source SDI core☆11May 26, 2021Updated 5 years ago
- LZW Compressoion algorithm in verilog☆16Dec 19, 2013Updated 12 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆15Aug 26, 2021Updated 5 years ago
- Verilog implementation of Bubble Sorter and Odd Even Transposition Sorter.☆15Nov 22, 2015Updated 10 years ago
- ☆30Apr 26, 2019Updated 7 years ago