stganser / polyiteLinks
Polyite: Iterative Schedule Optimization for Parallelization in the Polyhedron Model
☆12Updated 6 years ago
Alternatives and similar repositories for polyite
Users that are interested in polyite are comparing it to the libraries listed below
Sorting:
- Chunky Loop Interaction☆25Updated 6 years ago
- ☆30Updated 3 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 4 years ago
- ☆40Updated 4 years ago
- A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…☆72Updated 8 months ago
- The CLooG Code Generator in the Polyhedral Model☆52Updated 2 years ago
- SMT-LIB benchmarks for shape computations from deep learning models in PyTorch☆18Updated 3 years ago
- Memory consistency modelling using Alloy☆31Updated 5 years ago
- FPGA synthesis tool powered by program synthesis☆54Updated last month
- Library to plot integer sets and maps☆53Updated 9 years ago
- compiling DSLs to high-level hardware instructions☆23Updated 3 years ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Updated 5 months ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆97Updated last week
- A framework that helps implementing swizzle GPU kernels☆51Updated 5 years ago
- A translation validation framework for MLIR☆92Updated 10 months ago
- A Language for Closed-form High-level ARchitecture Modeling☆21Updated 5 years ago
- ☆24Updated 5 years ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Updated 4 years ago
- An experimental ahead of time compiler for Relay.☆49Updated 5 years ago
- ☆31Updated 3 years ago
- BTOR2 MLIR project☆26Updated 2 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 5 years ago
- Polyhedral High-Level Synthesis in MLIR☆35Updated 2 years ago
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆28Updated 3 years ago
- A enumerator for MLIR, relying on the information given by IRDL.☆22Updated 2 weeks ago
- FPGA-based HyperLogLog Accelerator☆12Updated 5 years ago
- A toy compiler for NumPy array expressions that uses e-graphs and MLIR☆117Updated 5 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Updated last year
- Time-sensitive affine types for predictable hardware generation☆148Updated last month
- outline and links for PLDI 2022 tutorial☆17Updated 3 years ago