stganser / polyite
Polyite: Iterative Schedule Optimization for Parallelization in the Polyhedron Model
☆12Updated 5 years ago
Alternatives and similar repositories for polyite
Users that are interested in polyite are comparing it to the libraries listed below
Sorting:
- Chunky Loop Interaction☆24Updated 5 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- ☆25Updated 2 years ago
- FPGA synthesis tool powered by program synthesis☆46Updated last week
- ☆24Updated 4 years ago
- PolyGen is a code generator for the polyhedral model, written and proved in Coq.☆10Updated 4 years ago
- ☆40Updated 3 years ago
- SMT-LIB benchmarks for shape computations from deep learning models in PyTorch☆17Updated 2 years ago
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- A framework that helps implementing swizzle GPU kernels☆41Updated 5 years ago
- outline and links for PLDI 2022 tutorial☆17Updated 2 years ago
- Library to plot integer sets and maps☆49Updated 8 years ago
- The CLooG Code Generator in the Polyhedral Model☆46Updated last year
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆28Updated 3 years ago
- Data Dependence Analyzer in the Polyhedral Model☆20Updated last year
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆14Updated 5 months ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Updated 4 years ago
- FPGA-based HyperLogLog Accelerator☆12Updated 4 years ago
- Memory consistency modelling using Alloy☆29Updated 4 years ago
- Polyhedral Compilation tool for High Level Synthesis.☆10Updated 11 years ago
- ☆11Updated 3 years ago
- SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints☆25Updated 5 years ago
- A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…☆70Updated 11 months ago
- A formalization of the RVWMO (RISC-V) memory model☆32Updated 2 years ago
- Towards Hardware and Software Continuous Integration☆13Updated 4 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆10Updated 11 months ago
- compiling DSLs to high-level hardware instructions☆22Updated 2 years ago
- A Hardware Pipeline Description Language☆44Updated last year
- ☆29Updated 2 years ago
- ☆18Updated 2 weeks ago