stganser / polyite
Polyite: Iterative Schedule Optimization for Parallelization in the Polyhedron Model
☆12Updated 4 years ago
Related projects: ⓘ
- ☆24Updated last year
- Chunky Loop Interaction☆23Updated 5 years ago
- FPGA synthesis tool powered by program synthesis☆37Updated this week
- Polyhedral High-Level Synthesis in MLIR☆27Updated last year
- compiling DSLs to high-level hardware instructions☆20Updated last year
- Memory consistency modelling using Alloy☆28Updated 3 years ago
- Languages, Tools, and Techniques for Accelerator Design☆32Updated 2 years ago
- SMT-LIB benchmarks for shape computations from deep learning models in PyTorch☆16Updated last year
- ☆41Updated 3 years ago
- ☆26Updated last year
- ☆22Updated 3 years ago
- Alloy models for automatic synthesis of memory model litmus test suites (from ASPLOS 2017)☆15Updated 7 months ago
- FPGA-based HyperLogLog Accelerator☆12Updated 4 years ago
- A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…☆69Updated 3 months ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆22Updated 4 months ago
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆27Updated 2 years ago
- A framework that helps implementing swizzle GPU kernels☆38Updated 4 years ago
- ☆44Updated 5 years ago
- Declarative MLIR compilers in Python!☆33Updated 3 years ago
- The implementation of the Elevate language☆28Updated 2 months ago
- A Language for Closed-form High-level ARchitecture Modeling☆18Updated 4 years ago
- A multicore microprocessor test harness for measuring interference☆13Updated 4 years ago
- A Specification and a Library for Data Exchange in Polyhedral Compilation Tools☆25Updated 2 months ago
- An experimental ahead of time compiler for Relay.☆51Updated 4 years ago
- Automata Benchmark Suite☆19Updated 10 months ago
- A formalization of the RVWMO (RISC-V) memory model☆30Updated 2 years ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆12Updated 3 years ago
- Library to plot integer sets and maps☆47Updated 7 years ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆9Updated this week
- A enumerator for MLIR, relying on the information given by IRDL.☆16Updated this week