stganser / polyite
Polyite: Iterative Schedule Optimization for Parallelization in the Polyhedron Model
☆12Updated 5 years ago
Alternatives and similar repositories for polyite:
Users that are interested in polyite are comparing it to the libraries listed below
- A framework that helps implementing swizzle GPU kernels☆42Updated 4 years ago
- Chunky Loop Interaction☆23Updated 5 years ago
- FPGA synthesis tool powered by program synthesis☆41Updated 2 months ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- ☆25Updated 2 years ago
- PolyGen is a code generator for the polyhedral model, written and proved in Coq.☆10Updated 4 years ago
- ☆40Updated 3 years ago
- ☆28Updated 2 years ago
- Memory consistency modelling using Alloy☆28Updated 4 years ago
- compiling DSLs to high-level hardware instructions☆22Updated 2 years ago
- Declarative MLIR compilers in Python!☆33Updated 4 years ago
- Polyhedral High-Level Synthesis in MLIR☆30Updated last year
- An experimental ahead of time compiler for Relay.☆50Updated 4 years ago
- ☆23Updated 4 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆20Updated 5 years ago
- SMT-LIB benchmarks for shape computations from deep learning models in PyTorch☆18Updated 2 years ago
- ☆35Updated 10 months ago
- FPGA-based HyperLogLog Accelerator☆12Updated 4 years ago
- Library to plot integer sets and maps☆49Updated 8 years ago
- A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…☆71Updated 8 months ago
- The CLooG Code Generator in the Polyhedral Model☆43Updated last year
- The implementation of the Elevate language☆29Updated 2 weeks ago
- Xilinx Modifications to Halide☆12Updated 3 years ago
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆28Updated 3 years ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated 5 months ago
- Polyhedral Compilation tool for High Level Synthesis.☆10Updated 10 years ago
- Scala staging framework☆16Updated 6 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆89Updated 8 months ago
- outline and links for PLDI 2022 tutorial☆17Updated 2 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 4 years ago