ezyang / SMT-LIB-benchmarks-pytorch-shapesLinks
SMT-LIB benchmarks for shape computations from deep learning models in PyTorch
☆17Updated 2 years ago
Alternatives and similar repositories for SMT-LIB-benchmarks-pytorch-shapes
Users that are interested in SMT-LIB-benchmarks-pytorch-shapes are comparing it to the libraries listed below
Sorting:
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆15Updated 7 months ago
- outline and links for PLDI 2022 tutorial☆17Updated 3 years ago
- Utilities for constructing a large dataset of LLVM IR☆21Updated 3 weeks ago
- PolyGen is a code generator for the polyhedral model, written and proved in Coq.☆10Updated 4 years ago
- Tzer: TVM Implementation of "Coverage-Guided Tensor Compiler Fuzzing with Joint IR-Pass Mutation (OOPSLA'22)“.☆70Updated 2 years ago
- A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…☆70Updated 3 weeks ago
- A source-to-source compiler for optimizing CUDA dynamic parallelism by aggregating launches☆15Updated 6 years ago
- ☆40Updated last year
- A translation validation framework for MLIR☆87Updated 3 months ago
- ☆16Updated 3 years ago
- compiling DSLs to high-level hardware instructions☆22Updated 2 years ago
- A enumerator for MLIR, relying on the information given by IRDL.☆19Updated this week
- ☆17Updated last year
- Collect simple coverage information in memory.☆11Updated 2 years ago
- Polyite: Iterative Schedule Optimization for Parallelization in the Polyhedron Model☆12Updated 5 years ago
- Torch Frontend for IREE☆25Updated last year
- cuASR: CUDA Algebra for Semirings☆36Updated 2 years ago
- A toy compiler for NumPy array expressions that uses e-graphs and MLIR☆52Updated this week
- sketches for egg: a flexible, high-performance e-graph library☆27Updated 3 months ago
- ☆12Updated 2 years ago
- An experimental ahead of time compiler for Relay.☆50Updated 5 years ago
- Race detector for NVIDIA GPUs, published in SOSP 2021.☆18Updated 4 months ago
- SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints☆29Updated 5 years ago
- ☆19Updated 2 years ago
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆28Updated 3 years ago
- An IR for efficiently simulating distributed ML computation.☆28Updated last year
- TVMFuzz: fuzzing tensor-level intermediate representation in TVM☆28Updated 5 years ago
- FPGA synthesis tool powered by program synthesis☆49Updated last month
- Chunky Loop Interaction☆24Updated 5 years ago
- A memory profiler for NVIDIA GPUs to explore memory inefficiencies in GPU-accelerated applications.☆25Updated 8 months ago