My attempt at creating a Pokétch from Pokémon Diamond, Pearl, and Platinum as a watch face for the Fitbit versa
☆15Jun 15, 2026Updated 2 months ago
Alternatives and similar repositories for PoketchFitbit
Users that are interested in PoketchFitbit are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago
- It is a fpga implementation of an i2c master, framebuffer for sdd1306 display☆12May 14, 2021Updated 5 years ago
- Utility for accessing standard Linux spidev devices from userspace.☆11Jan 18, 2017Updated 9 years ago
- Misc iCE40 specific cores☆14Feb 13, 2023Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…☆12Jan 24, 2022Updated 4 years ago
- Collection of simple interfaces for Digilent Pmods☆13Aug 3, 2023Updated 3 years ago
- VHDL Implementation☆15Oct 9, 2014Updated 11 years ago
- Blog for SRA-VJTI☆15Jan 28, 2026Updated 7 months ago
- Projects using the Sipeed Tang Primer FPGA development board☆17Dec 6, 2020Updated 5 years ago
- iCEBreaker FPGA Keyboard Gateware and Firmware.☆20Apr 9, 2022Updated 4 years ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆16Nov 23, 2018Updated 7 years ago
- An esp32-s2 based development board in a tiny form factor 🚀☆21Sep 11, 2021Updated 4 years ago
- A circle of LEDs☆16May 2, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- i2c fpga oled sdd1306 bresenham implementation☆16May 20, 2021Updated 5 years ago
- fpga i2c rtc oled based clock with alarm supports buzzer☆16May 15, 2021Updated 5 years ago
- A GUI pretending to be a DE1 for visualizing Verilog sims☆10Oct 17, 2020Updated 5 years ago
- Zero to ASIC group submission for MPW2☆13Mar 26, 2025Updated last year
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 5 years ago
- ☆17Feb 9, 2023Updated 3 years ago
- App to classify vehicles and subclassify trucks according to number of axels☆13Sep 5, 2020Updated 5 years ago
- https://ve0x10.in/idf-notes-sra/☆13May 27, 2020Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- RV32I single cycle simulation on open-source software Logisim.☆23Oct 8, 2022Updated 3 years ago
- Linux-kernel related code (patch form mark1/logibone support, kernel modules for communication, etc), can link to supported repositories☆23Apr 12, 2017Updated 9 years ago
- CAD workshop focusing on SOLIDWORKS☆17Aug 2, 2021Updated 5 years ago
- Example of how to get started with olofk/fusesoc.☆20Jul 25, 2021Updated 5 years ago
- Open source hardware down to the chip level!☆30Sep 24, 2021Updated 4 years ago
- ☆18Jul 28, 2022Updated 4 years ago
- ☆18May 25, 2026Updated 3 months ago
- FOSSi Foundation Website☆19Oct 5, 2024Updated last year
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆27Aug 23, 2021Updated 5 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- A customized RISCV core made using verilog☆18Mar 4, 2021Updated 5 years ago
- A line follower simulation created in CoppeliaSim, with a C++ interface for CoppeliaSim's Remote API☆23Jul 3, 2022Updated 4 years ago
- A simple three-stage RISC-V CPU☆25May 4, 2021Updated 5 years ago
- ☆25Aug 1, 2021Updated 5 years ago
- RISC V core implementation using Verilog.☆31Mar 27, 2021Updated 5 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆21Dec 15, 2020Updated 5 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆35Jul 30, 2022Updated 4 years ago