ultraembedded / fat_io_libLinks
Small footprint, low dependency, C code implementation of a FAT16 & FAT32 driver.
☆69Updated 6 years ago
Alternatives and similar repositories for fat_io_lib
Users that are interested in fat_io_lib are comparing it to the libraries listed below
Sorting:
- Small C library for microcontrollers. Code is based on klibc.☆115Updated 3 years ago
- Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…☆71Updated this week
- XMODEM with binary mode and 1K option and a sample YMODEM implementation.☆36Updated 5 years ago
- 🔌 CPU86 - Free VHDL CPU8088 IP core - ported to Papilio and Max1000 FPGA☆45Updated 3 weeks ago
- Script collection to build ready to use GCC 13.1.0 cross and/or native toolchains: C and C++ for all, (Fortran, ADA, D and GO for native …☆20Updated 2 years ago
- ch365/ch367/ch368 PCI/PCIE driver, application library and demo.☆24Updated 2 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆62Updated 6 years ago
- 8051/8052 emulator with curses-based UI☆126Updated last year
- A very simple RISC-V ISA emulator.☆38Updated 4 years ago
- A few minimal bare-metal "hello, world" programs to help learn about the GD32VF103 RISC-V microcontroller without relying on a particular…☆28Updated 5 years ago
- Python GUI for UrJTAG library.☆20Updated 2 years ago
- FTDI USB driver (with improved CMake buld system)☆26Updated 7 years ago
- ☆53Updated 8 years ago
- Playground of RaspberryPi baremetal (V3D, HDMI Audio, DMA, DWC2 USBHost, UART, Framebuffer)☆41Updated 3 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆62Updated 3 months ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆28Updated 6 years ago
- Fixed-point MP3 decoder (RISC-V port)☆96Updated last year
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs☆38Updated 10 months ago
- Doom classic port to lightweight RISC‑V☆94Updated 3 years ago
- Mega/Xmega soft core RTL design.☆11Updated 5 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Diagrams for memory map layouts, in code or definition files☆44Updated 2 years ago
- Reusable Verilog 2005 components for FPGA designs☆46Updated 6 months ago
- A gdbstub for connecting GDB to a RISC-V Debug Module☆30Updated 11 months ago
- usb-jtag - Altera USB Blaster Emulation with a FX2☆72Updated 4 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆32Updated 2 years ago
- Open-source HDMI/DVI transmitter for the Gowin GW1NSR-powered Tang Nano 4K☆23Updated 3 years ago
- IBM PC Compatible SoC for a commercially available FPGA board☆71Updated 8 years ago
- Mini CPU design with JTAG UART support☆20Updated 4 years ago
- A simple framework to boot an Allwinner H3 SoC and run bare metal code☆25Updated last year