ultraembedded / fat_io_libLinks
Small footprint, low dependency, C code implementation of a FAT16 & FAT32 driver.
☆71Updated 6 years ago
Alternatives and similar repositories for fat_io_lib
Users that are interested in fat_io_lib are comparing it to the libraries listed below
Sorting:
- Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…☆72Updated 2 weeks ago
- Small C library for microcontrollers. Code is based on klibc.☆116Updated 3 years ago
- Minimal FAT32 file system implementation☆83Updated 6 months ago
- A very simple RISC-V ISA emulator.☆38Updated 4 years ago
- XMODEM with binary mode and 1K option and a sample YMODEM implementation.☆36Updated 5 years ago
- A lightweight implementation of the fat32 filesystem specification in C for embedded systems.☆108Updated 5 years ago
- ch365/ch367/ch368 PCI/PCIE driver, application library and demo.☆24Updated 2 years ago
- Mostly AVR compatible FPGA soft-core☆28Updated 4 years ago
- 🔌 CPU86 - Free VHDL CPU8088 IP core - ported to Papilio and Max1000 FPGA☆45Updated last month
- ☆53Updated 8 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆62Updated 6 years ago
- Script collection to build ready to use GCC 13.1.0 cross and/or native toolchains: C and C++ for all, (Fortran, ADA, D and GO for native …☆20Updated 2 years ago
- FTDI USB driver (with improved CMake buld system)☆26Updated 7 years ago
- 8051/8052 emulator with curses-based UI☆128Updated last year
- Reusable Verilog 2005 components for FPGA designs☆46Updated 7 months ago
- A few minimal bare-metal "hello, world" programs to help learn about the GD32VF103 RISC-V microcontroller without relying on a particular…☆28Updated 5 years ago
- Diagrams for memory map layouts, in code or definition files☆45Updated 2 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆32Updated 2 years ago
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Updated 2 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆63Updated 4 months ago
- Python GUI for UrJTAG library.☆21Updated 2 years ago
- FPGA 80186 IBM PC compatible system for Altera Cyclone IV (EP4CE15F23/EP4CE55F23)☆23Updated 3 years ago
- Mega/Xmega soft core RTL design.☆11Updated 5 years ago
- 16 bit RISC-V proof of concept☆24Updated this week
- Raspberry Pi GDB remote serial protocol stub☆40Updated 9 years ago
- A simple framework to boot an Allwinner H3 SoC and run bare metal code☆25Updated last year
- Doom classic port to lightweight RISC‑V☆97Updated 3 years ago
- Playground of RaspberryPi baremetal (V3D, HDMI Audio, DMA, DWC2 USBHost, UART, Framebuffer)☆41Updated 3 years ago
- Small Device C Compiler☆58Updated 3 months ago
- A Tiny RTOS Simply Explained☆35Updated 3 years ago