pineapple-one / logisim-simulation

Related projects ⓘ

Alternatives and complementary repositories for logisim-simulation

• pineapple-one / hardware-eagle
  Hardware design files in Autodesk Eagle
  ☆21Updated 3 years ago
• sellicott / tcc-riscv32
  Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…
  ☆61Updated last year
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆66Updated this week
• suarezvictor / litex_imgui_usb_demo
  Soft USB for LiteX
  ☆49Updated last year
• pineapple-one / hardware-kicad
  ☆17Updated 3 years ago
• dan-rodrigues / pico-hx
  PCB combining Raspberry Pi Pico and iCE40 FPGA
  ☆29Updated 6 months ago
• tommythorn / tinytapeout-4-bit-cpu
  A design for TinyTapeout
  ☆15Updated 2 years ago
• RadionaOrg / ulx3s-links
  List of all links you can try with ULX3S
  ☆93Updated 3 years ago
• lxp32 / lxp32-cpu
  A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set
  ☆59Updated this week
• Wren6991 / NorForkConditionally
  What's the simplest CPU you can build?
  ☆32Updated 10 years ago
• lawrie / ulx3s_examples
  Example Verilog code for Ulx3s
  ☆40Updated 2 years ago
• cpantel / DVGHV
  Designing Video Game Hardware in Verilog
  ☆26Updated 4 years ago
• ruenahcmohr / OneBit
  Assembler for a 1 bit processor made around a ROM chip
  ☆35Updated 10 months ago
• krakenlake / vmon
  RISC-V machine code monitor
  ☆32Updated 2 months ago
• lupyuen / nuttx-ox64
  Apache NuttX RTOS for Pine64 Ox64 64-bit RISC-V SBC (BouffaloLab BL808)
  ☆36Updated this week
• YoWASP / vscode
  YoWASP toolchain for Visual Studio Code
  ☆16Updated 5 months ago
• regymm / buildroot
  buildroot fork from damien -- RV32 no MMU Linux. Run "make qemu_riscv32_nommu_virt_minimal_defconfig" then "make"
  ☆24Updated 6 months ago
• RobertBaruch / riscv-reboot
  ☆42Updated 3 years ago
• j-core / jcore-cpu
  J-Core J2/J32 5 stage pipeline CPU core
  ☆48Updated 3 years ago
• hamsternz / emulate-risc-v
  A very simple RISC-V ISA emulator.
  ☆35Updated 3 years ago
• machdyne / kuchen
  Kuchen Computer
  ☆22Updated 4 months ago
• JulianKemmerer / PipelineC-Graphics
  Graphics demos
  ☆97Updated 8 months ago
• zeeshanrafique23 / RV32I-Logisim
  RV32I single cycle simulation on open-source software Logisim.
  ☆16Updated 2 years ago
• kprasadvnsi / Anlogic_Doc_English
  Translation of Anlogic's FPGA datasheet, manual etc. to English.
  ☆52Updated 5 years ago
• Obijuan / Z80-FPGA
  Z80 CPU for OpenFPGAs, with Icestudio
  ☆75Updated 5 months ago
• cr1901 / sentinel
  Another size-optimized RISC-V CPU for your consideration.
  ☆47Updated this week
• orangecrab-fpga / orangecrab-examples
  Example projects/code for the OrangeCrab
  ☆104Updated 6 months ago
• smunaut / doom_riscv
  Doom classic port to lightweight RISC‑V
  ☆81Updated 2 years ago
• DoctorWkt / CSCv2
  Version 2 of my Crazy Small CPU
  ☆67Updated 5 years ago
• darklife / udarkrisc
  u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV
  ☆13Updated last year