sahandKashani / SoC-FPGA-Design-GuideView external linksLinks
Tutorial for using the DE1-SoC/DE0-Nano-SoC boards for bare-metal and linux programming
☆69Jan 15, 2019Updated 7 years ago
Alternatives and similar repositories for SoC-FPGA-Design-Guide
Users that are interested in SoC-FPGA-Design-Guide are comparing it to the libraries listed below
Sorting:
- A compact array with a large number of microphones and a flexible geometry.☆28Aug 13, 2021Updated 4 years ago
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- Examples using the Cyclone V SoC chip☆112May 22, 2019Updated 6 years ago
- WaRP7 User Guide Source. For binary releases go to the release tab☆12Apr 8, 2018Updated 7 years ago
- Old Altera BSP layer for OpenEmbedded/Yocto Project ( please use https://github.com/altera-opensource/meta-intel-fpga-refdes)☆49Jun 7, 2023Updated 2 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- Simulator for Heterogeneous Architecture☆12Jan 12, 2016Updated 10 years ago
- A vue application for EPFL's newcomers (but not only...)☆12Apr 28, 2017Updated 8 years ago
- Fusesoc compatible rtl cores☆16Nov 23, 2022Updated 3 years ago
- NIOSDuino - Arduino framework running on NIOS II☆18Apr 14, 2024Updated last year
- Sending UDP packets out over a Gigabit PHY with an FPGA.☆44May 12, 2016Updated 9 years ago
- Adding PR to the PYNQ Overlay☆19Apr 19, 2017Updated 8 years ago
- ☆20Jun 23, 2024Updated last year
- ☆21Jun 17, 2014Updated 11 years ago
- CAN with Flexible Data-rate IP Core developed at Department of Measurement of FEE CTU☆29Sep 15, 2022Updated 3 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Sep 8, 2020Updated 5 years ago
- Wameedh Scientific Club Deep Learning for Computer Vision workshop repository.☆12Apr 2, 2024Updated last year
- Object-Oriented Programming☆12Aug 26, 2021Updated 4 years ago
- CryptoCell 312 runtime code☆27Feb 3, 2021Updated 5 years ago
- ☆29Jan 27, 2017Updated 9 years ago
- CAN FD IP Core in VHDL☆38Feb 2, 2026Updated 2 weeks ago
- ☆29May 6, 2024Updated last year
- Contains commonly used UVM components (agents, environments and tests).☆32Aug 17, 2018Updated 7 years ago
- PSAS Standard Operating Procedures and launch day instructions☆14Aug 5, 2020Updated 5 years ago
- FPGA USB 1.1 Low-Speed Implementation☆35Oct 3, 2018Updated 7 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆129Aug 28, 2019Updated 6 years ago
- Website for LauzHack, EPFL's largest hackathon.☆11Dec 23, 2025Updated last month
- ☆11Jun 18, 2024Updated last year
- ☆10Nov 13, 2025Updated 3 months ago
- Thales Secure Element HAL starting from Android P.☆13Nov 12, 2025Updated 3 months ago
- 爬取商品评论并对商品评论进行情感分类☆10Aug 14, 2017Updated 8 years ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- AMC module with Xilinx RF-SoC and two analog front-end mezzanines for SDR and quantum applications☆42Oct 14, 2022Updated 3 years ago
- PyTorch Quantization Framework For OCP MX Datatypes.☆16May 30, 2025Updated 8 months ago
- 𝐈𝐬𝐥𝐚𝐦𝐢𝐜𝐓𝐫𝐚𝐧𝐬𝐥𝐚𝐭𝐨𝐫 is an automated solution designed to translate 𝐇𝐚𝐝𝐢𝐭𝐡𝐬 into multiple languages using the power …☆11Jan 17, 2025Updated last year
- ☆19Updated this week
- My implementation of various Machine Learning algorithms. You are welcome to contribute☆10Oct 14, 2019Updated 6 years ago
- This repository contains software for BeagleWire. Docs of BeagleWire: https://beaglewire.github.io/☆11Aug 17, 2021Updated 4 years ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago