Tutorial for using the DE1-SoC/DE0-Nano-SoC boards for bare-metal and linux programming
☆69Jan 15, 2019Updated 7 years ago
Alternatives and similar repositories for SoC-FPGA-Design-Guide
Users that are interested in SoC-FPGA-Design-Guide are comparing it to the libraries listed below
Sorting:
- Top-level files and pin assignment scripts for various Altera FPGAs☆13Jun 11, 2017Updated 8 years ago
- A compact array with a large number of microphones and a flexible geometry.☆28Aug 13, 2021Updated 4 years ago
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- WaRP7 User Guide Source. For binary releases go to the release tab☆12Apr 8, 2018Updated 7 years ago
- Old Altera BSP layer for OpenEmbedded/Yocto Project ( please use https://github.com/altera-opensource/meta-intel-fpga-refdes)☆49Jun 7, 2023Updated 2 years ago
- Examples using the Cyclone V SoC chip☆113May 22, 2019Updated 6 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- Simulator for Heterogeneous Architecture☆12Jan 12, 2016Updated 10 years ago
- Coverview☆28Jan 29, 2026Updated last month
- ☆15Sep 14, 2022Updated 3 years ago
- Fusesoc compatible rtl cores☆16Nov 23, 2022Updated 3 years ago
- NIOSDuino - Arduino framework running on NIOS II☆18Apr 14, 2024Updated last year
- RF power detector board design files☆19Oct 25, 2016Updated 9 years ago
- Sending UDP packets out over a Gigabit PHY with an FPGA.☆43May 12, 2016Updated 9 years ago
- Adding PR to the PYNQ Overlay☆19Apr 19, 2017Updated 8 years ago
- ☆24Jan 19, 2020Updated 6 years ago
- ☆19May 4, 2016Updated 9 years ago
- AXI MIPI CSI2 RX FPGA core and kernel driver☆19Jul 4, 2015Updated 10 years ago
- ☆23Jun 23, 2024Updated last year
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- ☆21Jun 17, 2014Updated 11 years ago
- CAN with Flexible Data-rate IP Core developed at Department of Measurement of FEE CTU☆30Sep 15, 2022Updated 3 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Sep 8, 2020Updated 5 years ago
- Wameedh Scientific Club Deep Learning for Computer Vision workshop repository.☆12Apr 2, 2024Updated last year
- CryptoCell 312 runtime code☆27Feb 3, 2021Updated 5 years ago
- ☆29Jan 27, 2017Updated 9 years ago
- CAN FD IP Core in VHDL☆41Feb 2, 2026Updated last month
- MAFIA: Multiple Application Framework for GPU architectures☆28Jan 21, 2022Updated 4 years ago
- PSAS Standard Operating Procedures and launch day instructions☆14Aug 5, 2020Updated 5 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆129Aug 28, 2019Updated 6 years ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- ☆10Nov 13, 2025Updated 3 months ago
- ☆10Jun 26, 2025Updated 8 months ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- ☆11Jun 18, 2024Updated last year
- ☆13Aug 17, 2021Updated 4 years ago
- AMC module with Xilinx RF-SoC and two analog front-end mezzanines for SDR and quantum applications☆43Oct 14, 2022Updated 3 years ago
- Crefi is a workload creation tool. It can be used to create workload in multiple threads, creating files of different types, different si…☆12Dec 8, 2020Updated 5 years ago
- ☆19Feb 12, 2026Updated 3 weeks ago