sahandKashani / SoC-FPGA-Design-Guide
Tutorial for using the DE1-SoC/DE0-Nano-SoC boards for bare-metal and linux programming
☆65Updated 6 years ago
Alternatives and similar repositories for SoC-FPGA-Design-Guide:
Users that are interested in SoC-FPGA-Design-Guide are comparing it to the libraries listed below
- Examples using the Cyclone V SoC chip☆106Updated 5 years ago
- ☆64Updated 6 months ago
- Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog☆188Updated 6 years ago
- ☆107Updated last month
- Dockerfile to build docker images with Petalinux (Tested on version 2018.3~2021.1)☆114Updated 2 years ago
- meta-petalinux distro layer supporting Xilinx Tools☆85Updated 2 weeks ago
- Vivado build system☆66Updated last month
- PYNQ-Z1 board files for Vivado☆33Updated 3 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆94Updated 2 years ago
- Avnet Board Definition Files☆129Updated last week
- Hardware, Linux Driver and Library for the Zynq AXI DMA interface☆100Updated 6 years ago
- A simple script to build a PMU firmware for Xilinx ZynqMP☆32Updated last month
- Repository used to support automated builds under PetaLinux tools that use Yocto.☆58Updated 3 months ago
- open-source SDKs for the SCR1 core☆70Updated 2 months ago
- FuseSoC standard core library☆125Updated 3 weeks ago
- Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL☆157Updated 11 months ago
- A utility for Composing FPGA designs from Peripherals☆170Updated 3 weeks ago
- 🤖 SoCFPGA: Open-Source Embedded Linux Distribution with a highly flexible build system, developed for Intel (ALTERA) SoC-FPGAs (Cyclone …☆103Updated 3 years ago
- Example designs for FPGA Drive FMC☆230Updated last week
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆274Updated 5 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆82Updated 3 years ago
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆100Updated 5 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆40Updated 6 years ago
- Zynq SoC Linux kernel driver for Xilinx AXI-Stream FIFO IP☆51Updated 3 years ago
- ☆29Updated last month
- Connectal is a framework for software-driven hardware development.☆163Updated last year
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆63Updated last month
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆54Updated last month
- ☆117Updated last week