Alternatives and similar repositories for pixel-buaa-firmware

Users that are interested in pixel-buaa-firmware are comparing it to the libraries listed below

• dhy2000 / TimeInput
  实时交互输入辅助工具
  ☆10Updated 3 years ago
• thu-cs-lab / verilog-coding-standard
  Recommended coding standard of Verilog and SystemVerilog.
  ☆34Updated 3 years ago
• roife / BUAACalendarHelper
  A tiny iOS app for fetching classes from BUAA. (course assignment for BUAA-Swift)
  ☆10Updated 4 years ago
• roife / dasm
  A Verilog module for disassembling MIPS code.
  ☆13Updated 2 years ago
• huang-jl / LLCL-MIPS
  LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…
  ☆36Updated 3 years ago
• thu-cs-lab / Digital-Design-Docs
  Documentation for Digital Design course
  ☆20Updated 2 months ago
• zencove-thu / zencove-zoom
  Highly configurable out-of-order MIPS32 processor, capable of booting Linux.
  ☆39Updated last year
• roife / resume
  My resume
  ☆21Updated this week
• Liu-Xiangzhi / CAMI
  C Abstract Machine Interpreter
  ☆10Updated 6 months ago
• Caniformia / HangGai
  HangGai for BUAA, built with SwiftUI.
  ☆16Updated 3 years ago
• karin0 / jumpserver-proxy
  在本地愉快写 BUAA OS Lab，并直接在本地使用 git 提交。
  ☆10Updated 3 years ago
• Jeremy2001-chen / OS-RISCV
  A small RISC-V kernel coding by C, tested on sifive unmatched board.
  ☆16Updated 2 years ago
• YAVGroup / Verilog-OJ
  Online judge server for Verilog | verilogoj.ustc.edu.cn
  ☆80Updated 10 months ago
• NOP-Processor / NOP-Core
  High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)
  ☆78Updated last year
• t123yh / educg-proxy
  在本地愉快写 BUAA OS Lab，并直接在本地使用 git 提交。
  ☆14Updated 5 years ago
• LainChip / LainCore
  Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.
  ☆41Updated 9 months ago
• roife / roife.github.io
  My blog
  ☆11Updated last month
• Jrinx / Jrinx
  ARINC653 Multi-Partition Operating System Based On RISC-V, capable of running on SiFive HiFive Unmatched.
  ☆26Updated last year
• nscscc2019ucas / nscscc2019ucas
  ☆34Updated 5 years ago
• LyricZhao / ThinRouter
  A SystemVerilog implementation of MIPS32 CPU and RIP router
  ☆23Updated 5 years ago
• thu-cs-lab / thinpad_top
  Project template for Artix-7 based Thinpad board
  ☆46Updated 2 years ago
• Maxpicca-Li / CDIM
  CQU Dual Issue Machine
  ☆36Updated 10 months ago
• AlwenXXD / nscscc2021
  龙芯杯21个人赛作品
  ☆36Updated 3 years ago
• cyyself / soc-simulator
  A Verilator based SoC simulator that allows you to define AXI Slave interface in software.
  ☆49Updated 6 months ago
• roife / BUAA-CO
  Pipelined MIPS CPU（course assignment for BUAA-Computer-Organization）
  ☆22Updated 3 years ago
• NSCSCC-2022-TJU / ChiselMIPS
  第六届龙芯杯混元形意太极门战队作品
  ☆17Updated 3 years ago
• WangXuan95 / LLMA
  LLMA = LLM + Arithmetic coder, which use LLM to do insane text data compression. LLMA=大模型+算术编码，它能使用LLM对文本数据进行暴力的压缩，达到极高的压缩率。
  ☆17Updated 5 months ago
• nju-mips / nemu-mips32
  An emulator to run mips executable and to differentially validate noop.
  ☆7Updated 3 years ago
• roife / BUAAIcsGen
  Automatically generate *.ics files for classes
  ☆14Updated last year
• abmfy / cod23-grp04
  A 32-bit 5-stage RISC-V pipeline processor core with traps, S privilege mode, virtual memory, cache, branch prediction and TLB. Powered b…
  ☆14Updated last year