openrisc / llvm-or1kLinks
LLVM backend for OpenRISC 1000
☆29Updated 7 years ago
Alternatives and similar repositories for llvm-or1k
Users that are interested in llvm-or1k are comparing it to the libraries listed below
Sorting:
- The BERI and CHERI processor and hardware platform☆49Updated 8 years ago
- NOVA userland☆48Updated 11 years ago
- QEMU with support for CHERI☆61Updated last week
- An executable specification of the RISCV ISA in L3.☆41Updated 6 years ago
- RISC-V port of LLVM Linker☆24Updated 7 years ago
- Videocore Backend for llvm☆22Updated 10 years ago
- A low-level intermediate representation for hardware description languages☆28Updated 5 years ago
- 64-bit MISC Architecture CPU☆12Updated 8 years ago
- RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC☆101Updated 3 years ago
- RISC-V Instruction Set Metadata☆41Updated 7 years ago
- This is a higan/Verilator co-simulation example/framework☆51Updated 7 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆25Updated 7 years ago
- K42 Kernel☆31Updated 13 years ago
- RISC-V user-mode emulator that runs DooM☆55Updated 6 years ago
- Moxie-compatible core repository☆47Updated 2 months ago
- Microbenchmarks for x86_64 kernel entry methods☆19Updated 3 years ago
- xv6 porting to GAIA architecture☆47Updated 10 years ago
- A powerful and modern open-source architecture description language.☆43Updated 8 years ago
- NOVA runtime environment (official branch)☆35Updated 4 years ago
- RISC-V Frontend Server☆63Updated 6 years ago
- UCB-BAR fork of LLVM! NOT UPSTREAM RISCV LLVM☆122Updated 4 years ago
- DragonEgg has been migrated to GCC 8 and LLVM 6 but also able to work for GCC 4.8 and LLVM 3.3☆20Updated 6 years ago
- Fork of LLVM adding CHERI support☆57Updated 2 weeks ago
- GNU Superoptimizer Version 2☆26Updated 4 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- Sled System Emulator☆28Updated 2 weeks ago
- Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)☆35Updated 4 years ago
- A Verilog parser for Haskell.☆36Updated 4 years ago
- The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …☆49Updated 5 months ago
- Work towards a "golden model" of the RISC-V calling convention(s)☆10Updated 8 years ago