openrisc / llvm-or1k

Related projects: ⓘ

• CTSRD-CHERI / beri
  The BERI and CHERI processor and hardware platform
  ☆45Updated 7 years ago
• SRI-CSL / l3riscv
  An executable specification of the RISCV ISA in L3.
  ☆41Updated 5 years ago
• phire / llvm
  Videocore Backend for llvm
  ☆21Updated 9 years ago
• nlsynth / iroha
  Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)
  ☆35Updated 3 years ago
• michaeljclark / riscv-meta
  RISC-V Instruction Set Metadata
  ☆38Updated 5 years ago
• riscv-collab / riscv-lld
  RISC-V port of LLVM Linker
  ☆24Updated 6 years ago
• KestrelComputer / S64X7
  64-bit MISC Architecture CPU
  ☆10Updated 7 years ago
• atgreen / moxie-cores
  Moxie-compatible core repository
  ☆45Updated 8 months ago
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆24Updated 4 years ago
• TUD-OS / NUL
  NOVA userland
  ☆47Updated 10 years ago
• acjf3 / l3mips
  L3 based MIPS specification and emulator
  ☆15Updated 3 years ago
• CTSRD-CHERI / axe
  Consistency checker for memory subsystem traces
  ☆11Updated 7 years ago
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆70Updated 3 weeks ago
• xiangzhai / dragonegg
  DragonEgg has been migrated to GCC 8 and LLVM 6 but also able to work for GCC 4.8 and LLVM 3.3
  ☆18Updated 5 years ago
• rsnikhil / RISCV_ISA_Spec_Tour
  Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)
  ☆35Updated 3 years ago
• thomwiggers / microbenchmark-aarch64
  Microbenchmarks for Aarch64 (Cortex A53)
  ☆12Updated last year
• nyuichi / xv6
  xv6 porting to GAIA architecture
  ☆46Updated 9 years ago
• lowRISC / abicop
  Work towards a "golden model" of the RISC-V calling convention(s)
  ☆10Updated 6 years ago
• riscvarchive / riscv-fesvr
  RISC-V Frontend Server
  ☆62Updated 5 years ago
• CTSRD-CHERI / llvm-project
  Fork of LLVM adding CHERI support
  ☆46Updated last week
• hitohira / yokyo
  ☆16Updated last year
• pretis / flexpret
  ☆55Updated this week
• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆26Updated last week
• riscvarchive / riscv-clang
  ☆27Updated 5 years ago
• riscvarchive / riscv-glibc
  RISC-V port of GNU's libc
  ☆70Updated 3 years ago
• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆52Updated 2 weeks ago
• sifive / freedom-devicetree-tools
  A linker script generator for SiFive's Freedom platform
  ☆32Updated 2 years ago
• ujamjar / hardcaml-riscv
  RISC-V instruction set CPUs in HardCaml
  ☆15Updated 8 years ago
• riscv-non-isa / riscv-device-tree-doc
  RISC-V Specific Device Tree Documentation
  ☆40Updated 2 months ago
• freebsd-riscv / freebsd
  FreeBSD src tree
  ☆18Updated 3 years ago