Alternatives and similar repositories for llvm-or1k

Users that are interested in llvm-or1k are comparing it to the libraries listed below

• CTSRD-CHERI / beri
  The BERI and CHERI processor and hardware platform
  ☆50Updated 8 years ago
• nlsynth / iroha
  Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)
  ☆35Updated 3 years ago
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 4 years ago
• michaeljclark / riscv-meta
  RISC-V Instruction Set Metadata
  ☆41Updated 6 years ago
• ComputerSystemLab / hqemu
  An Efficient and Retargetable Dynamic Binary Translator on Multicores
  ☆31Updated 2 months ago
• hitohira / yokyo
  ☆17Updated 2 years ago
• TUD-OS / NUL
  NOVA userland
  ☆48Updated 11 years ago
• lowRISC / abicop
  Work towards a "golden model" of the RISC-V calling convention(s)
  ☆10Updated 7 years ago
• shacron / sled
  Sled System Emulator
  ☆28Updated 2 weeks ago
• KestrelComputer / S64X7
  64-bit MISC Architecture CPU
  ☆12Updated 8 years ago
• Jonathan2251 / lbt
  Develop toolchain based on llvm to for Cpu0 processor
  ☆45Updated last year
• ria-jit / ria-jit
  Lightweight and performant dynamic binary translation for RISC–V code on x86–64
  ☆61Updated 4 years ago
• P3109 / Public
  materials available to the public
  ☆25Updated 5 months ago
• ktemkin-archive / bfstub
  Stub example hypervisor for AArch64 intended to allow other hypervisors to become resident later
  ☆21Updated 2 years ago
• jimix / k42
  K42 Kernel
  ☆27Updated 13 years ago
• travisg / uefi
  uefi app/bootloader development sandbox
  ☆15Updated 9 years ago
• ArchC / ArchC
  A powerful and modern open-source architecture description language.
  ☆42Updated 7 years ago
• phire / llvm
  Videocore Backend for llvm
  ☆21Updated 10 years ago
• michaeljclark / riscv-disassembler
  RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC
  ☆98Updated 2 years ago
• nullpo-head / xv6-mips
  A MIPS port of xv6
  ☆72Updated 9 years ago
• seL4 / refos
  Prototype no-assurance reference OS personality built on seL4
  ☆50Updated 2 months ago
• SRI-CSL / l3riscv
  An executable specification of the RISCV ISA in L3.
  ☆42Updated 6 years ago
• redstar / llvm-m88k
  LLVM backend for m88k architecture
  ☆50Updated 3 months ago
• tvanas / r-vex
  A reconfigurable and extensible VLIW processor implemented in VHDL
  ☆32Updated 10 years ago
• KestrelComputer / polaris
  RISC-V RV64IS-compatible processor for the Kestrel-3
  ☆21Updated 2 years ago
• rheoli / pcc
  Portable C Compiler
  ☆12Updated 12 years ago
• OpenPOWERFoundation / a2i
  The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers
  ☆44Updated 2 years ago
• onikiri / onikiri2
  ☆39Updated 8 months ago
• emb-riscv / specs-markdown
  The preliminary 'RISC-V microcontroller profile' specs; for convenience, use markdown.
  ☆28Updated 3 years ago
• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆58Updated 3 weeks ago