Alternatives and similar repositories for llvm-or1k:

Users that are interested in llvm-or1k are comparing it to the libraries listed below

• CTSRD-CHERI / beri
  The BERI and CHERI processor and hardware platform
  ☆50Updated 8 years ago
• TUD-OS / NUL
  NOVA userland
  ☆48Updated 11 years ago
• SRI-CSL / l3riscv
  An executable specification of the RISCV ISA in L3.
  ☆41Updated 6 years ago
• Jonathan2251 / lbt
  Develop toolchain based on llvm to for Cpu0 processor
  ☆45Updated last year
• nyuichi / xv6
  xv6 porting to GAIA architecture
  ☆46Updated 9 years ago
• CTSRD-CHERI / llvm-project
  Fork of LLVM adding CHERI support
  ☆51Updated this week
• ComputerSystemLab / hqemu
  An Efficient and Retargetable Dynamic Binary Translator on Multicores
  ☆31Updated 3 weeks ago
• michaeljclark / riscv-meta
  RISC-V Instruction Set Metadata
  ☆41Updated 6 years ago
• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆58Updated 2 weeks ago
• embecosm / gso2
  GNU Superoptimizer Version 2
  ☆26Updated 3 years ago
• ria-jit / ria-jit
  Lightweight and performant dynamic binary translation for RISC–V code on x86–64
  ☆61Updated 4 years ago
• riscvarchive / riscv-fesvr
  RISC-V Frontend Server
  ☆62Updated 6 years ago
• srokicki / HybridDBT
  ☆32Updated 4 years ago
• nullpo-head / xv6-mips
  A MIPS port of xv6
  ☆72Updated 9 years ago
• nlsynth / iroha
  Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)
  ☆35Updated 3 years ago
• KestrelComputer / S64X7
  64-bit MISC Architecture CPU
  ☆12Updated 8 years ago
• CTSRD-CHERI / cherios
  CheriOS -- a minimal microkernel that demonstrates "clean-slate" CHERI memory protection and object capabilities
  ☆39Updated 2 years ago
• jimix / k42
  K42 Kernel
  ☆26Updated 12 years ago
• michaeljclark / riscv-disassembler
  RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC
  ☆98Updated 2 years ago
• lowRISC / abicop
  Work towards a "golden model" of the RISC-V calling convention(s)
  ☆10Updated 7 years ago
• cliffordwolf / bextdep
  Reference Hardware Implementations of Bit Extract/Deposit Instructions
  ☆24Updated 7 years ago
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 4 years ago
• lcq2 / risc-666
  RISC-V user-mode emulator that runs DooM
  ☆50Updated 5 years ago
• atgreen / moxie-cores
  Moxie-compatible core repository
  ☆46Updated last year
• riscvarchive / riscv-code-speed-optimization
  ☆12Updated 4 years ago
• dougallj / asil
  ☆29Updated 10 months ago
• acjf3 / l3mips
  L3 based MIPS specification and emulator
  ☆15Updated 3 years ago
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆77Updated last month
• ARM-software / asl-interpreter
  Example implementation of Arm's Architecture Specification Language (ASL)
  ☆115Updated 5 years ago
• travisg / uefi
  uefi app/bootloader development sandbox
  ☆15Updated 8 years ago