Alternatives and similar repositories for llvm-or1k:

Users that are interested in llvm-or1k are comparing it to the libraries listed below

• CTSRD-CHERI / beri
  The BERI and CHERI processor and hardware platform
  ☆47Updated 7 years ago
• michaeljclark / riscv-meta
  RISC-V Instruction Set Metadata
  ☆41Updated 6 years ago
• TUD-OS / NUL
  NOVA userland
  ☆48Updated 11 years ago
• blitz / kernel_entry_benchmark
  Microbenchmarks for x86_64 kernel entry methods
  ☆18Updated 3 years ago
• jserv / jit-construct
  JIT compiler from scratch, derived from Nick Desaulniers' great work
  ☆43Updated 4 years ago
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 4 years ago
• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆57Updated this week
• SRI-CSL / l3riscv
  An executable specification of the RISCV ISA in L3.
  ☆41Updated 5 years ago
• ComputerSystemLab / hqemu
  An Efficient and Retargetable Dynamic Binary Translator on Multicores
  ☆31Updated 5 years ago
• CTSRD-CHERI / llvm-project
  Fork of LLVM adding CHERI support
  ☆50Updated this week
• nlsynth / iroha
  Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)
  ☆35Updated 3 years ago
• michaeljclark / riscv-disassembler
  RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC
  ☆99Updated 2 years ago
• nspin / hs-arm
  (Dis)assembler and analyzer generated from the machine-readable ARMv8.3-A specification
  ☆26Updated 7 years ago
• lcq2 / risc-666
  RISC-V user-mode emulator that runs DooM
  ☆50Updated 5 years ago
• marlls1989 / arv
  ARV: Asynchronous RISC-V Go High-level Functional Model
  ☆24Updated 3 years ago
• ktemkin-archive / bfstub
  Stub example hypervisor for AArch64 intended to allow other hypervisors to become resident later
  ☆20Updated 2 years ago
• ARM-software / asl-interpreter
  Example implementation of Arm's Architecture Specification Language (ASL)
  ☆115Updated 5 years ago
• riscvarchive / riscv-lld
  RISC-V port of LLVM Linker
  ☆24Updated 6 years ago
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆77Updated last week
• dougallj / asil
  ☆28Updated 8 months ago
• Jonathan2251 / lbt
  Develop toolchain based on llvm to for Cpu0 processor
  ☆45Updated last year
• nyuichi / xv6
  xv6 porting to GAIA architecture
  ☆46Updated 9 years ago
• srokicki / HybridDBT
  ☆32Updated 4 years ago
• ArchC / ArchC
  A powerful and modern open-source architecture description language.
  ☆41Updated 7 years ago
• noteed / riscv-hello-c
  Bare metal RISC-V hello world in C
  ☆18Updated 5 years ago
• ria-jit / ria-jit
  Lightweight and performant dynamic binary translation for RISC–V code on x86–64
  ☆60Updated 3 years ago
• KestrelComputer / polaris
  RISC-V RV64IS-compatible processor for the Kestrel-3
  ☆21Updated last year
• KestrelComputer / S64X7
  64-bit MISC Architecture CPU
  ☆12Updated 8 years ago
• hitohira / yokyo
  ☆16Updated last year
• CTSRD-CHERI / cheri-specification
  CHERI ISA Specification
  ☆23Updated 7 months ago