Alternatives and similar repositories for llvm-or1k:

Users that are interested in llvm-or1k are comparing it to the libraries listed below

• CTSRD-CHERI / beri
  The BERI and CHERI processor and hardware platform
  ☆50Updated 8 years ago
• nlsynth / iroha
  Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)
  ☆35Updated 3 years ago
• michaeljclark / riscv-meta
  RISC-V Instruction Set Metadata
  ☆41Updated 6 years ago
• riscvarchive / riscv-lld
  RISC-V port of LLVM Linker
  ☆24Updated 6 years ago
• SRI-CSL / l3riscv
  An executable specification of the RISCV ISA in L3.
  ☆42Updated 6 years ago
• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆58Updated 2 weeks ago
• TUD-OS / NUL
  NOVA userland
  ☆48Updated 11 years ago
• michaeljclark / riscv-disassembler
  RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC
  ☆98Updated 2 years ago
• blitz / kernel_entry_benchmark
  Microbenchmarks for x86_64 kernel entry methods
  ☆18Updated 3 years ago
• tvanas / r-vex
  A reconfigurable and extensible VLIW processor implemented in VHDL
  ☆32Updated 10 years ago
• Jonathan2251 / lbt
  Develop toolchain based on llvm to for Cpu0 processor
  ☆45Updated last year
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 4 years ago
• lowRISC / abicop
  Work towards a "golden model" of the RISC-V calling convention(s)
  ☆10Updated 7 years ago
• defparam / higan-verilog
  This is a higan/Verilator co-simulation example/framework
  ☆50Updated 7 years ago
• ARM-software / asl-interpreter
  Example implementation of Arm's Architecture Specification Language (ASL)
  ☆115Updated 5 years ago
• riscv-non-isa / riscv-device-tree-doc
  RISC-V Specific Device Tree Documentation
  ☆42Updated 9 months ago
• atgreen / moxie-cores
  Moxie-compatible core repository
  ☆46Updated last year
• CoderionLabs / exoberry
  An exokernel for the raspberry pi 3.
  ☆80Updated 3 years ago
• embecosm / gnu-superopt
  The GNU Superoptimizer
  ☆26Updated 10 years ago
• KestrelComputer / S64X7
  64-bit MISC Architecture CPU
  ☆12Updated 8 years ago
• ria-jit / ria-jit
  Lightweight and performant dynamic binary translation for RISC–V code on x86–64
  ☆61Updated 4 years ago
• hitohira / yokyo
  ☆17Updated 2 years ago
• embecosm / gso2
  GNU Superoptimizer Version 2
  ☆26Updated 3 years ago
• travisg / uefi
  uefi app/bootloader development sandbox
  ☆15Updated 9 years ago
• seL4 / refos
  Prototype no-assurance reference OS personality built on seL4
  ☆50Updated last month
• srokicki / HybridDBT
  ☆32Updated 4 years ago
• CTSRD-CHERI / RVBS
  RISC-V BSV Specification
  ☆20Updated 5 years ago
• KestrelComputer / polaris
  RISC-V RV64IS-compatible processor for the Kestrel-3
  ☆21Updated 2 years ago
• emb-riscv / specs-markdown
  The preliminary 'RISC-V microcontroller profile' specs; for convenience, use markdown.
  ☆28Updated 3 years ago
• andreiw / tinycc
  My tinycc fork: hopefully, better OSX support, EFI targets, and ???
  ☆34Updated 7 years ago