Alternatives and similar repositories for llvm-or1k:

Users that are interested in llvm-or1k are comparing it to the libraries listed below

• nyuichi / xv6
  xv6 porting to GAIA architecture
  ☆46Updated 9 years ago
• michaeljclark / riscv-meta
  RISC-V Instruction Set Metadata
  ☆40Updated 6 years ago
• CTSRD-CHERI / beri
  The BERI and CHERI processor and hardware platform
  ☆46Updated 7 years ago
• TUD-OS / NUL
  NOVA userland
  ☆48Updated 11 years ago
• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆55Updated this week
• michaeljclark / riscv-disassembler
  RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC
  ☆97Updated 2 years ago
• Jonathan2251 / lbt
  Develop toolchain based on llvm to for Cpu0 processor
  ☆46Updated last year
• ria-jit / ria-jit
  Lightweight and performant dynamic binary translation for RISC–V code on x86–64
  ☆59Updated 3 years ago
• nlsynth / iroha
  Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)
  ☆35Updated 3 years ago
• KestrelComputer / S64X7
  64-bit MISC Architecture CPU
  ☆12Updated 8 years ago
• hitohira / yokyo
  ☆16Updated last year
• jserv / jit-construct
  JIT compiler from scratch, derived from Nick Desaulniers' great work
  ☆43Updated 4 years ago
• lcq2 / risc-666
  RISC-V user-mode emulator that runs DooM
  ☆49Updated 5 years ago
• SRI-CSL / l3riscv
  An executable specification of the RISCV ISA in L3.
  ☆41Updated 5 years ago
• ktemkin-archive / bfstub
  Stub example hypervisor for AArch64 intended to allow other hypervisors to become resident later
  ☆20Updated 2 years ago
• ComputerSystemLab / hqemu
  An Efficient and Retargetable Dynamic Binary Translator on Multicores
  ☆31Updated 5 years ago
• avadhpatel / marss
  PTLsim and QEMU based Computer Architecture Research Simulator
  ☆129Updated 2 years ago
• atgreen / moxie-cores
  Moxie-compatible core repository
  ☆45Updated last year
• riscvarchive / riscv-lld
  RISC-V port of LLVM Linker
  ☆24Updated 6 years ago
• nspin / hs-arm
  (Dis)assembler and analyzer generated from the machine-readable ARMv8.3-A specification
  ☆26Updated 6 years ago
• shinh / 8cc
  A Toy C Compiler
  ☆22Updated 3 years ago
• riscvarchive / riscv-fesvr
  RISC-V Frontend Server
  ☆62Updated 5 years ago
• blitz / kernel_entry_benchmark
  Microbenchmarks for x86_64 kernel entry methods
  ☆18Updated 2 years ago
• travisg / uefi
  uefi app/bootloader development sandbox
  ☆15Updated 8 years ago
• andreiw / tinycc
  My tinycc fork: hopefully, better OSX support, EFI targets, and ???
  ☆33Updated 7 years ago
• singpolyma / singpolyma-kernel
  A basic microkernel
  ☆35Updated 11 years ago
• lowRISC / abicop
  Work towards a "golden model" of the RISC-V calling convention(s)
  ☆10Updated 7 years ago
• riscvarchive / riscv-glibc
  RISC-V port of GNU's libc
  ☆70Updated 3 years ago
• rheoli / pcc
  Portable C Compiler
  ☆12Updated 12 years ago
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 4 years ago