Alternatives and similar repositories for llvm-or1k

Users that are interested in llvm-or1k are comparing it to the libraries listed below

• CTSRD-CHERI / beri
  The BERI and CHERI processor and hardware platform
  ☆50Updated 8 years ago
• TUD-OS / NUL
  NOVA userland
  ☆48Updated 11 years ago
• SRI-CSL / l3riscv
  An executable specification of the RISCV ISA in L3.
  ☆41Updated 6 years ago
• TUD-OS / NRE
  NOVA runtime environment (official branch)
  ☆35Updated 4 years ago
• lowRISC / abicop
  Work towards a "golden model" of the RISC-V calling convention(s)
  ☆10Updated 8 years ago
• phire / llvm
  Videocore Backend for llvm
  ☆22Updated 10 years ago
• michaeljclark / riscv-disassembler
  RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC
  ☆101Updated 3 years ago
• shacron / sled
  Sled System Emulator
  ☆28Updated 2 weeks ago
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 5 years ago
• jimix / k42
  K42 Kernel
  ☆31Updated 13 years ago
• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆61Updated this week
• defparam / higan-verilog
  This is a higan/Verilator co-simulation example/framework
  ☆51Updated 7 years ago
• michaeljclark / riscv-meta
  RISC-V Instruction Set Metadata
  ☆41Updated 7 years ago
• riscvarchive / riscv-lld
  RISC-V port of LLVM Linker
  ☆24Updated 7 years ago
• CTSRD-CHERI / llvm-project
  Fork of LLVM adding CHERI support
  ☆59Updated 2 weeks ago
• blitz / kernel_entry_benchmark
  Microbenchmarks for x86_64 kernel entry methods
  ☆19Updated 3 years ago
• francisvm / j2-llvm
  LLVM backend for the J2 Core (Hitachi SuperH SH-2 clone)
  ☆24Updated 7 years ago
• ria-jit / ria-jit
  Lightweight and performant dynamic binary translation for RISC–V code on x86–64
  ☆60Updated 4 years ago
• embecosm / gso2
  GNU Superoptimizer Version 2
  ☆26Updated 4 years ago
• ArchC / ArchC
  A powerful and modern open-source architecture description language.
  ☆44Updated 8 years ago
• nyuichi / xv6
  xv6 porting to GAIA architecture
  ☆47Updated 10 years ago
• KestrelComputer / S64X7
  64-bit MISC Architecture CPU
  ☆12Updated 8 years ago
• ssrg-vt / popcorn-compiler
  Popcorn Linux compiler toolchain for heterogeneous-ISA execution
  ☆49Updated last year
• xiangzhai / dragonegg
  DragonEgg has been migrated to GCC 8 and LLVM 6 but also able to work for GCC 4.8 and LLVM 3.3
  ☆20Updated 6 years ago
• Jonathan2251 / lbt
  Develop toolchain based on llvm to for Cpu0 processor
  ☆50Updated last week
• ktemkin-archive / bfstub
  Stub example hypervisor for AArch64 intended to allow other hypervisors to become resident later
  ☆21Updated 3 years ago
• lcq2 / risc-666
  RISC-V user-mode emulator that runs DooM
  ☆58Updated 6 years ago
• avadhpatel / marss
  PTLsim and QEMU based Computer Architecture Research Simulator
  ☆130Updated 3 years ago
• riscvarchive / riscv-fesvr
  RISC-V Frontend Server
  ☆64Updated 6 years ago
• mclinker / mclinker
  LLVM Linker for Mobile Computing
  ☆82Updated 9 years ago