openrisc / llvm-or1kLinks
LLVM backend for OpenRISC 1000
☆29Updated 7 years ago
Alternatives and similar repositories for llvm-or1k
Users that are interested in llvm-or1k are comparing it to the libraries listed below
Sorting:
- The BERI and CHERI processor and hardware platform☆49Updated 8 years ago
- RISC-V Instruction Set Metadata☆41Updated 6 years ago
- NOVA userland☆48Updated 11 years ago
- QEMU with support for CHERI☆58Updated 2 weeks ago
- K42 Kernel☆28Updated 13 years ago
- RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC☆100Updated 2 years ago
- Moxie-compatible core repository☆46Updated last year
- An executable specification of the RISCV ISA in L3.☆42Updated 6 years ago
- 64-bit MISC Architecture CPU☆12Updated 8 years ago
- Lightweight and performant dynamic binary translation for RISC–V code on x86–64☆61Updated 4 years ago
- RISC-V Specific Device Tree Documentation☆42Updated last year
- RISC-V user-mode emulator that runs DooM☆53Updated 6 years ago
- This is a higan/Verilator co-simulation example/framework☆50Updated 7 years ago
- RISC-V port of LLVM Linker☆24Updated 6 years ago
- Fork of LLVM adding CHERI support☆58Updated 2 weeks ago
- DragonEgg has been migrated to GCC 8 and LLVM 6 but also able to work for GCC 4.8 and LLVM 3.3☆19Updated 6 years ago
- Port of EDK2 implementation of UEFI to RISC-V. See documentation at:☆18Updated 3 years ago
- The GNU Superoptimizer☆26Updated 10 years ago
- LLVM Linker for Mobile Computing☆81Updated 9 years ago
- Videocore Backend for llvm☆22Updated 10 years ago
- uefi app/bootloader development sandbox☆15Updated 9 years ago
- Microbenchmarks for x86_64 kernel entry methods☆18Updated 3 years ago
- Develop toolchain based on llvm to for Cpu0 processor☆46Updated last month
- My tinycc fork: hopefully, better OSX support, EFI targets, and ???☆34Updated 7 years ago
- GNU Superoptimizer Version 2☆26Updated 4 years ago
- Cryptoleq: A Heterogeneous Abstract Machine for Encrypted and Unencrypted Computation.☆30Updated 10 months ago
- UCB-BAR fork of LLVM! NOT UPSTREAM RISCV LLVM☆125Updated 4 years ago
- RISC-V Frontend Server☆63Updated 6 years ago
- Stub example hypervisor for AArch64 intended to allow other hypervisors to become resident later☆21Updated 2 years ago
- QEMU based emulation library for micro-architectural simulation (ARM64 and x86)☆41Updated 6 years ago