matlab code for a simple MLP
☆15Mar 3, 2016Updated 10 years ago
Alternatives and similar repositories for MLP
Users that are interested in MLP are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Framework for creating mobile SData clients using HTML5, JavaScript and CSS☆28May 20, 2013Updated 12 years ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Mar 12, 2026Updated 2 weeks ago
- Tutorial for Java bots for SC:BW☆10Sep 30, 2022Updated 3 years ago
- UltraZed Edition examples☆12Oct 29, 2017Updated 8 years ago
- Implementation of a circular queue in hardware using verilog.☆17Mar 22, 2019Updated 7 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Tiny Fictional Assembler & VM☆16Mar 6, 2015Updated 11 years ago
- Solutions for Advent of Code 2017☆15Jan 7, 2018Updated 8 years ago
- RISCV SoftCPU Contest 2018☆14Nov 17, 2018Updated 7 years ago
- Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.☆13May 5, 2015Updated 10 years ago
- Verdi like, verilog code signal trace and show hierarchy script☆19Oct 16, 2019Updated 6 years ago
- verilog filetype plugin to enable emacs verilog-mode autos☆17Apr 24, 2022Updated 3 years ago
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.☆19Mar 13, 2024Updated 2 years ago
- Designed a RISC processor with 16 bit instruction set, 4-stage pipeline and a non-pre-emptive interrupt handler. Implemented it in VHDL a…☆19May 30, 2014Updated 11 years ago
- Materials and code for the Computation Neuroscience Course at the University of Tartu☆25Sep 14, 2021Updated 4 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Malmö challenge☆18May 22, 2017Updated 8 years ago
- Repository for Malmo Challenge☆28Jul 9, 2017Updated 8 years ago
- BF implementations in different languages☆30Jun 28, 2018Updated 7 years ago
- Solving The Malmo Collaborative AI Challenge☆59Jul 23, 2017Updated 8 years ago
- Hardware generation library based on "Kernel IP" (KIP) cores: programmable execution kernels inferred from microarchitectural templates☆32Oct 22, 2025Updated 5 months ago
- This is a circular buffer controller used in FPGA.☆35Jan 12, 2016Updated 10 years ago
- An implementation of WaveDrom which outputs TikZ for use in LaTeX documents.☆46Dec 5, 2021Updated 4 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Nov 24, 2019Updated 6 years ago
- a simple C-to-Verilog compiler☆51Apr 16, 2017Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆41Jun 14, 2018Updated 7 years ago
- OpenRISC Tutorials☆48Mar 14, 2026Updated last week
- Firmware infrastructure, contain RTOS Abstraction Layer, demos and more...☆55Nov 7, 2021Updated 4 years ago
- BWMirror API source files☆55Nov 21, 2017Updated 8 years ago
- Open PicoBlaze Assembler☆62Oct 29, 2023Updated 2 years ago
- ☆146Apr 10, 2023Updated 2 years ago
- ☆84Nov 19, 2020Updated 5 years ago
- LatticeMico32 soft processor☆106Oct 10, 2014Updated 11 years ago
- pulp_soc is the core building component of PULP based SoCs☆83Mar 10, 2025Updated last year
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆69Dec 1, 2022Updated 3 years ago
- A simple GPU on a TinyFPGA BX☆81Sep 3, 2018Updated 7 years ago
- UPDuino v2.0 - PCB Design Files, Designs, Documentation☆74Oct 5, 2019Updated 6 years ago
- ☆77May 12, 2015Updated 10 years ago
- OmniXtend cache coherence protocol☆82Jun 10, 2025Updated 9 months ago
- ☆88Mar 17, 2026Updated last week
- Random ideas and interesting ideas for things we hope to eventually do.☆86Apr 4, 2022Updated 3 years ago