matlab code for a simple MLP
☆15Mar 3, 2016Updated 10 years ago
Alternatives and similar repositories for MLP
Users that are interested in MLP are comparing it to the libraries listed below
Sorting:
- fpn网络提取裂缝，MAT算法提取裂缝骨架，批量化自动识别裂缝最大宽度和统计宽度☆13May 22, 2021Updated 4 years ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Feb 9, 2026Updated 3 weeks ago
- UltraZed Edition examples☆12Oct 29, 2017Updated 8 years ago
- Implementing several variants of the Butterfly Optimization Algorithm to solve global optimization problems☆14Oct 4, 2022Updated 3 years ago
- MATLAB code of ANFIS implementation. In this code, ANFIS is trained by PSO for solving Iris Classification Problem☆10Mar 27, 2018Updated 7 years ago
- RISCV SoftCPU Contest 2018☆14Nov 17, 2018Updated 7 years ago
- Solutions for Advent of Code 2017☆15Jan 7, 2018Updated 8 years ago
- Python+OpenCV裂缝面积识别系统（部署教程＆源码）☆22Nov 12, 2023Updated 2 years ago
- Tiny Fictional Assembler & VM☆16Mar 6, 2015Updated 11 years ago
- ☆15Feb 23, 2023Updated 3 years ago
- Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.☆13May 5, 2015Updated 10 years ago
- Verdi like, verilog code signal trace and show hierarchy script☆19Oct 16, 2019Updated 6 years ago
- Designed a RISC processor with 16 bit instruction set, 4-stage pipeline and a non-pre-emptive interrupt handler. Implemented it in VHDL a…☆19May 30, 2014Updated 11 years ago
- verilog filetype plugin to enable emacs verilog-mode autos☆17Apr 24, 2022Updated 3 years ago
- ☆17Apr 15, 2023Updated 2 years ago
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.☆19Mar 13, 2024Updated last year
- 基于51单片机和HC-05蓝牙模块、Lcd模块、DS18B20温度传感器模块利用串口通信进行环境监测☆24Jul 21, 2020Updated 5 years ago
- JFX Gui bridge for JME with usefull utilities for common usecases☆30Dec 10, 2018Updated 7 years ago
- Hardware generation library based on "Kernel IP" (KIP) cores: programmable execution kernels inferred from microarchitectural templates☆32Oct 22, 2025Updated 4 months ago
- 本仓库是对论文《Intercepting Rogue Robots: An Algorithm for Capturing Multiple Evaders With Multiple Pursuers》的matlab复现，基于voronoi图最小化围捕算法☆32Sep 25, 2019Updated 6 years ago
- This is a circular buffer controller used in FPGA.☆34Jan 12, 2016Updated 10 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆41Jun 14, 2018Updated 7 years ago
- OpenRISC Tutorials☆48Feb 27, 2026Updated last week
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Nov 24, 2019Updated 6 years ago
- a simple C-to-Verilog compiler☆51Apr 16, 2017Updated 8 years ago
- Open PicoBlaze Assembler☆62Oct 29, 2023Updated 2 years ago
- round robin arbiter☆78Jul 17, 2014Updated 11 years ago
- matlab神经网络43个案例分析☆72Apr 20, 2018Updated 7 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆69Dec 1, 2022Updated 3 years ago
- ☆97Oct 17, 2023Updated 2 years ago
- UPDuino v2.0 - PCB Design Files, Designs, Documentation☆74Oct 5, 2019Updated 6 years ago
- LatticeMico32 soft processor☆106Oct 10, 2014Updated 11 years ago
- A port of FreeRTOS for the RISC-V ISA☆80Apr 22, 2019Updated 6 years ago
- pulp_soc is the core building component of PULP based SoCs☆82Mar 10, 2025Updated 11 months ago
- A simple GPU on a TinyFPGA BX☆81Sep 3, 2018Updated 7 years ago
- ☆77May 12, 2015Updated 10 years ago
- OmniXtend cache coherence protocol☆82Jun 10, 2025Updated 8 months ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆83Oct 11, 2019Updated 6 years ago
- Random ideas and interesting ideas for things we hope to eventually do.☆86Apr 4, 2022Updated 3 years ago